Cleaning up the code, adding provisions for multiple solutions for the same phase - this will be the case at higher clock frequencies

module to keep global (Verilog) parameters, self-modified code to include pre-defines fro PyDev to be happy)