Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
8e80a731
Commit
8e80a731
authored
Jul 23, 2015
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Added wrapper for latch primitive as tools do not recognise global clock as G if inferred
parent
0cfebd24
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
55 additions
and
0 deletions
+55
-0
latch_g_ce.v
wrap/latch_g_ce.v
+55
-0
No files found.
wrap/latch_g_ce.v
0 → 100644
View file @
8e80a731
/*******************************************************************************
* Module: latch_g_ce
* Date:2015-07-22
* Author: Andrey Filippov
* Description: Multi-bit wrapper for the transparent latch primitive
*
* Copyright (c) 2015 Elphel, Inc .
* latch_g_ce.v is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* latch_g_ce.v is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/
`timescale
1
ns
/
1
ps
module
latch_g_ce
#(
parameter
WIDTH
=
1
,
parameter
INIT
=
0
,
parameter
[
0
:
0
]
IS_CLR_INVERTED
=
0
,
parameter
[
0
:
0
]
IS_G_INVERTED
=
0
)(
input
rst
,
input
g
,
input
ce
,
input
[
WIDTH
-
1
:
0
]
d_in
,
output
[
WIDTH
-
1
:
0
]
q_out
)
;
generate
genvar
i
;
for
(
i
=
0
;
i
<
WIDTH
;
i
=
i
+
1
)
begin
:
ldce_block
LDCE
#(
.
INIT
((
INIT
>>
i
)
&
1
)
,
.
IS_CLR_INVERTED
(
IS_CLR_INVERTED
)
,
.
IS_G_INVERTED
(
IS_G_INVERTED
)
)
ldce_i
(
.
Q
(
q_out
[
i
])
,
// output
.
CLR
(
rst
)
,
// input
.
D
(
d_in
[
i
])
,
// input
.
G
(
g
)
,
// input
.
GE
(
ce
)
// input
)
;
end
endgenerate
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment