module to keep global (Verilog) parameters, self-modified code to include pre-defines fro PyDev to be happy)