chaneged handling of the shared parameters, added defaults and saving modified parameters as Verilog include file