x393_hispi_utilization.report 12.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Apr  4 15:35:18 2019
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization
| Design       : x393
| Device       : 7z030fbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 42671 |     0 |     78600 | 54.29 |
|   LUT as Logic             | 39126 |     0 |     78600 | 49.78 |
|   LUT as Memory            |  3545 |     0 |     26600 | 13.33 |
|     LUT as Distributed RAM |  2930 |     0 |           |       |
|     LUT as Shift Register  |   615 |     0 |           |       |
| Slice Registers            | 55453 |     0 |    157200 | 35.28 |
|   Register as Flip Flop    | 55453 |     0 |    157200 | 35.28 |
|   Register as Latch        |     0 |     0 |    157200 |  0.00 |
| F7 Muxes                   |    30 |     0 |     39300 |  0.08 |
| F8 Muxes                   |     0 |     0 |     19650 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 36    |          Yes |           - |          Set |
| 680   |          Yes |           - |        Reset |
| 962   |          Yes |         Set |            - |
| 53775 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     | 16846 |     0 |     19650 | 85.73 |
|   SLICEL                                  | 11074 |     0 |           |       |
|   SLICEM                                  |  5772 |     0 |           |       |
| LUT as Logic                              | 39126 |     0 |     78600 | 49.78 |
|   using O5 output only                    |     1 |       |           |       |
|   using O6 output only                    | 30311 |       |           |       |
|   using O5 and O6                         |  8814 |       |           |       |
| LUT as Memory                             |  3545 |     0 |     26600 | 13.33 |
|   LUT as Distributed RAM                  |  2930 |     0 |           |       |
|     using O5 output only                  |     2 |       |           |       |
|     using O6 output only                  |    84 |       |           |       |
|     using O5 and O6                       |  2844 |       |           |       |
|   LUT as Shift Register                   |   615 |     0 |           |       |
|     using O5 output only                  |   341 |       |           |       |
|     using O6 output only                  |   221 |       |           |       |
|     using O5 and O6                       |    53 |       |           |       |
| LUT Flip Flop Pairs                       | 25047 |     0 |     78600 | 31.87 |
|   fully used LUT-FF pairs                 |  4757 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 18217 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 17858 |       |           |       |
| Unique Control Sets                       |  4700 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   85 |     0 |       265 | 32.08 |
|   RAMB36/FIFO*    |   54 |     0 |       265 | 20.38 |
|     RAMB36E1 only |   54 |       |           |       |
|   RAMB18          |   62 |     0 |       530 | 11.70 |
|     RAMB18E1 only |   62 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   76 |     0 |       400 | 19.00 |
|   DSP48E1 only |   76 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  151 |   151 |       163 | 92.64 |
|   IOB Master Pads           |   73 |       |           |       |
|   IOB Slave Pads            |   76 |       |           |       |
| Bonded IPADs                |    4 |     4 |        14 | 28.57 |
| Bonded OPADs                |    2 |     2 |         8 | 25.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    3 |     0 |         5 | 60.00 |
| IBUFDS                      |   22 |    22 |       155 | 14.19 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    1 |     1 |         4 | 25.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |   38 |    38 |       250 | 15.20 |
|   IDELAYE2 only             |   20 |    20 |           |       |
|   IDELAYE2_FINEDELAY only   |   18 |    18 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |   43 |    43 |       150 | 28.67 |
|   ODELAYE2_FINEDELAY only   |   43 |    43 |           |       |
| IBUFDS_GTE2                 |    1 |     1 |         2 | 50.00 |
| ILOGIC                      |   32 |    32 |       163 | 19.63 |
|   ISERDES                   |   32 |    32 |           |       |
| OLOGIC                      |   44 |    44 |       163 | 26.99 |
|   OUTFF_ODDR_Register       |    1 |     1 |           |       |
|   OSERDES                   |   43 |    43 |           |       |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+--------------+------+-------+-----------+-------+
|   Site Type  | Used | Fixed | Available | Util% |
+--------------+------+-------+-----------+-------+
| BUFGCTRL     |   14 |     0 |        32 | 43.75 |
| BUFIO        |    3 |     0 |        20 | 15.00 |
|   BUFIO only |    3 |     0 |           |       |
| MMCME2_ADV   |    3 |     0 |         5 | 60.00 |
| PLLE2_ADV    |    4 |     0 |         5 | 80.00 |
| BUFMRCE      |    0 |     0 |        10 |  0.00 |
| BUFHCE       |    0 |     0 |        96 |  0.00 |
| BUFR         |    6 |     0 |        20 | 30.00 |
+--------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------------------+-------+----------------------+
|        Ref Name        |  Used |  Functional Category |
+------------------------+-------+----------------------+
| FDRE                   | 53775 |         Flop & Latch |
| LUT3                   | 11502 |                  LUT |
| LUT6                   | 10432 |                  LUT |
| LUT2                   |  8513 |                  LUT |
| LUT4                   |  8148 |                  LUT |
| LUT5                   |  7749 |                  LUT |
| RAMD32                 |  4318 |   Distributed Memory |
| CARRY4                 |  2771 |           CarryLogic |
| LUT1                   |  1596 |                  LUT |
| RAMS32                 |  1456 |   Distributed Memory |
| FDSE                   |   962 |         Flop & Latch |
| FDCE                   |   680 |         Flop & Latch |
| SRL16E                 |   564 |   Distributed Memory |
| SRLC32E                |   104 |   Distributed Memory |
| DSP48E1                |    76 |     Block Arithmetic |
| RAMB18E1               |    62 |         Block Memory |
| RAMB36E1               |    54 |         Block Memory |
| OBUFT                  |    53 |                   IO |
| OSERDESE2              |    43 |                   IO |
| ODELAYE2_FINEDELAY     |    43 |                   IO |
| FDPE                   |    36 |         Flop & Latch |
| IBUF                   |    35 |                   IO |
| ISERDESE2              |    32 |                   IO |
| MUXF7                  |    30 |                MuxFx |
| OBUF                   |    23 |                   IO |
| IBUFDS                 |    22 |                   IO |
| IDELAYE2               |    20 |                   IO |
| OBUFT_DCIEN            |    18 |                   IO |
| IDELAYE2_FINEDELAY     |    18 |                   IO |
| IBUF_IBUFDISABLE       |    18 |                   IO |
| PULLUP                 |    16 |                  I/O |
| BUFG                   |    14 |                Clock |
| BUFR                   |     6 |                Clock |
| PLLE2_ADV              |     4 |                Clock |
| OBUFTDS_DCIEN          |     4 |                   IO |
| IBUFDS_IBUFDISABLE_INT |     4 |                   IO |
| MMCME2_ADV             |     3 |                Clock |
| INV                    |     3 |                  LUT |
| IDELAYCTRL             |     3 |                   IO |
| BUFIO                  |     3 |                Clock |
| OBUFTDS                |     2 |                   IO |
| PS7                    |     1 | Specialized Resource |
| ODDR                   |     1 |                   IO |
| IBUFDS_GTE2            |     1 |                   IO |
| GTXE2_CHANNEL          |     1 |                   IO |
| DCIRESET               |     1 |               Others |
+------------------------+-------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3495.180 ; gain = 0.000 ; free physical = 27077 ; free virtual = 29422