select_clk_buf.v 2.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11
/*!
 * <b>Module:</b>select_clk_buf
 * @file select_clk_buf.v
 * @date 2015-11-07  
 * @author Andrey Filippov     
 *
 * @brief Select one of the clock buffers primitives by parameter
 *
 * @copyright Copyright (c) 2015 Elphel, Inc .
 *
 * <b>License:</b>
12 13 14 15 16 17 18 19 20 21 22 23 24
 *
 * select_clk_buf.v is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 *  select_clk_buf.v is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/> .
25 26 27 28 29 30
 *
 * Additional permission under GNU GPL version 3 section 7:
 * If you modify this Program, or any covered work, by linking or combining it
 * with independent modules provided by the FPGA vendor only (this permission
 * does not extend to any 3-rd party modules, "soft cores" or macros) under
 * different license terms solely for the purpose of generating binary "bitstream"
31
 * files and/or simulating the code, the copyright holders of this Program give
32 33
 * you the right to distribute the covered work without those independent modules
 * as long as the source code for them is available from the FPGA vendor free of
Andrey Filippov's avatar
Andrey Filippov committed
34
 * charge, and there is no dependence on any encrypted modules for simulating of
35 36 37
 * the combined code. This permission applies to you if the distributed code
 * contains all the components and scripts required to completely simulate it
 * with at least one of the Free Software programs.
38
 */
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58
`timescale 1ns/1ps

module  select_clk_buf #(
    parameter BUFFER_TYPE = "BUFR" // to use clr
    )(
        output o,
        input  i,
        input  clr // for BUFR_only
);
     generate
        if      (BUFFER_TYPE == "BUFG")  BUFG  clk1x_i (.O(o), .I(i));
        else if (BUFFER_TYPE == "BUFH")  BUFH  clk1x_i (.O(o), .I(i));
        else if (BUFFER_TYPE == "BUFR")  BUFR  clk1x_i (.O(o), .I(i), .CE(1'b1), .CLR(clr));
        else if (BUFFER_TYPE == "BUFMR") BUFMR clk1x_i (.O(o), .I(i));
        else if (BUFFER_TYPE == "BUFIO") BUFIO clk1x_i (.O(o), .I(i));
        else assign o = i;
    endgenerate

endmodule