sens_hispi_fifo.v 4.88 KB
Newer Older
Andrey Filippov's avatar
Andrey Filippov committed
1 2 3
/*******************************************************************************
 * Module: sens_hispi_fifo
 * Date:2015-10-14  
4
 * Author: Andrey Filippov     
Andrey Filippov's avatar
Andrey Filippov committed
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
 * Description: cross-clock FIFO with special handling of 'run' output
 *
 * Copyright (c) 2015 Elphel, Inc .
 * sens_hispi_fifo.v is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 *  sens_hispi_fifo.v is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/> .
20 21 22 23 24 25
 *
 * Additional permission under GNU GPL version 3 section 7:
 * If you modify this Program, or any covered work, by linking or combining it
 * with independent modules provided by the FPGA vendor only (this permission
 * does not extend to any 3-rd party modules, "soft cores" or macros) under
 * different license terms solely for the purpose of generating binary "bitstream"
26
 * files and/or simulating the code, the copyright holders of this Program give
27 28
 * you the right to distribute the covered work without those independent modules
 * as long as the source code for them is available from the FPGA vendor free of
Andrey Filippov's avatar
Andrey Filippov committed
29
 * charge, and there is no dependence on any encrypted modules for simulating of
30 31 32
 * the combined code. This permission applies to you if the distributed code
 * contains all the components and scripts required to completely simulate it
 * with at least one of the Free Software programs.
Andrey Filippov's avatar
Andrey Filippov committed
33 34 35 36
 *******************************************************************************/
`timescale 1ns/1ps

module  sens_hispi_fifo#(
37
//  parameter COUNT_START = 7, // wait these many samples input before starting output
Andrey Filippov's avatar
Andrey Filippov committed
38 39 40 41 42 43 44 45 46
  parameter DATA_WIDTH = 12,
  parameter DATA_DEPTH = 4 // >=3
) (
    input                       ipclk,
    input                       irst,
    input                       we,
    input                       sol,     // start of line - 1 cycle before dv
    input                       eol,     // end of line - last dv 
    input      [DATA_WIDTH-1:0] din,
47
    input      [DATA_DEPTH-1:0] out_dly, // wait these many samples input before starting output
Andrey Filippov's avatar
Andrey Filippov committed
48 49 50 51 52 53 54 55 56 57 58
    input                       pclk,
    input                       prst,
    input                       re,
    output reg [DATA_WIDTH-1:0] dout,   // valid next cycle after re
    output                      run    // has latency 1 after last re
);
    reg [DATA_WIDTH-1:0] fifo_ram[0 : (1 << DATA_DEPTH) -1];
    reg   [DATA_DEPTH:0] wa;
    reg   [DATA_DEPTH:0] ra;
    wire                 line_start_pclk;
    reg                  line_run_ipclk;
59
    reg                  line_run_ipclk_d; // to generate start for very short lines (may just use small out_dly value)
Andrey Filippov's avatar
Andrey Filippov committed
60 61
    reg                  line_run_pclk;
    reg                  run_r;
62 63
    reg                  start_sent;
    reg                  start_out_ipclk;
Andrey Filippov's avatar
Andrey Filippov committed
64 65
    
    assign run = run_r;
Andrey Filippov's avatar
Andrey Filippov committed
66
    // TODO: generate early done by comparing ra with (wa-1) - separate counter
Andrey Filippov's avatar
Andrey Filippov committed
67 68 69 70 71
    
    always @ (posedge ipclk) begin
        if      (irst ||sol)           wa <= 0;
        else if (we && line_run_ipclk) wa <= wa + 1;
        
Andrey Filippov's avatar
Andrey Filippov committed
72
        if (we && line_run_ipclk) fifo_ram[wa[DATA_DEPTH-1:0]] <= din;
Andrey Filippov's avatar
Andrey Filippov committed
73 74 75
        
        if (irst || eol) line_run_ipclk <= 0;
        else if (sol)    line_run_ipclk <= 1;
76 77 78 79 80 81 82 83 84

        if      (!line_run_ipclk) start_sent <= 0;
        else if (start_out_ipclk) start_sent <= 1;
        
        line_run_ipclk_d <= line_run_ipclk;
        
        if (irst)  start_out_ipclk <= 0;
        else       start_out_ipclk <= line_run_ipclk? (!start_sent && we && (wa[DATA_DEPTH-1:0] == out_dly)) : (line_run_ipclk_d && !start_sent);
        
Andrey Filippov's avatar
Andrey Filippov committed
85 86 87 88 89 90 91 92 93 94 95 96
    end

    always @(posedge pclk) begin
        line_run_pclk <= line_run_ipclk && (line_run_pclk || line_start_pclk);
        
        if (prst)                              run_r <= 0;
        else if (line_start_pclk)              run_r <= 1;
        else if (!line_run_pclk && (ra == wa)) run_r <= 0;
        
        if (prst ||line_start_pclk) ra <= 0;
        else if (re)                ra <= ra + 1;
        
Andrey Filippov's avatar
Andrey Filippov committed
97
        if (re) dout <= fifo_ram[ra[DATA_DEPTH-1:0]];
Andrey Filippov's avatar
Andrey Filippov committed
98 99 100 101 102 103 104 105 106
        
    end
    
    pulse_cross_clock #(
        .EXTRA_DLY(0)
    ) pulse_cross_clock_line_start_i (
        .rst       (irst),                      // input
        .src_clk   (ipclk),                     // input
        .dst_clk   (pclk),                      // input
107 108
//        .in_pulse  (we && (wa == COUNT_START)), // input
        .in_pulse  (start_out_ipclk), // input
Andrey Filippov's avatar
Andrey Filippov committed
109 110 111 112 113 114 115
        .out_pulse (line_start_pclk),           // output
        .busy() // output
    );


endmodule