memctrl16.v 76.1 KB
Newer Older
1 2 3
/*******************************************************************************
 * Module: memctrl16
 * Date:2015-01-10  
4
 * Author: Andrey Filippov     
5 6
 * Description: 16-channel memory controller
 *
7
 * Copyright (c) 2015 Elphel, Inc.
8 9 10 11 12 13 14 15 16 17 18 19 20 21
 * memctrl16.v is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 *  memctrl16.v is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/> .
 *******************************************************************************/
`timescale 1ns/1ps
22
`include "system_defines.vh" 
23
//`define use200Mhz 1
24
//`define DEBUG_FIFO 1 
25
module  memctrl16 #(
26 27
//command interface parameters
    parameter DLY_LD =            'h080,  // address to generate delay load
28
    parameter DLY_LD_MASK =       'h780,  // address mask to generate delay load
29 30
//0x1000..103f - 0- bit data (set/reset)
    parameter MCONTR_PHY_0BIT_ADDR =           'h020,  // address to set sequnecer channel and  run (4 LSB-s - channel)
31
    parameter MCONTR_PHY_0BIT_ADDR_MASK =      'h7f0,  // address mask to generate sequencer channel/run
32 33 34 35 36 37 38 39 40 41 42 43
//  0x1020       - DLY_SET      // 0 bits -set pre-programmed delays 
//  0x1024..1025 - CMDA_EN      // 0 bits - enable/disable command/address outputs 
//  0x1026..1027 - SDRST_ACT    // 0 bits - enable/disable active-low reset signal to DDR3 memory
//  0x1028..1029 - CKE_EN       // 0 bits - enable/disable CKE signal to memory 
//  0x102a..102b - DCI_RST      // 0 bits - enable/disable CKE signal to memory 
//  0x102c..102d - DLY_RST      // 0 bits - enable/disable CKE signal to memory 
    parameter MCONTR_PHY_0BIT_DLY_SET =        'h0,    // set pre-programmed delays 
    parameter MCONTR_PHY_0BIT_CMDA_EN =        'h4,    // enable/disable command/address outputs 
    parameter MCONTR_PHY_0BIT_SDRST_ACT =      'h6,    // enable/disable active-low reset signal to DDR3 memory
    parameter MCONTR_PHY_0BIT_CKE_EN =         'h8,    // enable/disable CKE signal to memory 
    parameter MCONTR_PHY_0BIT_DCI_RST =        'ha,    // enable/disable CKE signal to memory 
    parameter MCONTR_PHY_0BIT_DLY_RST =        'hc,    // enable/disable CKE signal to memory
44 45
//0x1030..1037 - 0-bit memory cotroller (set/reset)
    parameter MCONTR_TOP_0BIT_ADDR =           'h030,  // address to turn on/off memory controller features
46
    parameter MCONTR_TOP_0BIT_ADDR_MASK =      'h7f8,  // address mask to generate sequencer channel/run
47 48 49 50 51
//  0x1030..1031 - MCONTR_EN  // 0 bits, disable/enable memory controller
//  0x1032..1033 - REFRESH_EN // 0 bits, disable/enable memory refresh
//  0x1034..1037 - reserved
    parameter MCONTR_TOP_0BIT_MCONTR_EN =      'h0,    // set pre-programmed delays 
    parameter MCONTR_TOP_0BIT_REFRESH_EN =     'h2,    // disable/enable command/address outputs 
52 53 54
//0x1040..107f - 16-bit data
//  0x1040..104f - RUN_CHN      // address to set sequncer channel and  run (4 LSB-s - channel) - bits? 
//    parameter RUN_CHN_REL =           'h040,  // address to set sequnecer channel and  run (4 LSB-s - channel)
55
//   parameter RUN_CHN_REL_MASK =      'h7f0,  // address mask to generate sequencer channel/run
56 57
//  0x1050..1057: MCONTR_PHY16
    parameter MCONTR_PHY_16BIT_ADDR =           'h050,  // address to set sequnecer channel and  run (4 LSB-s - channel)
58
    parameter MCONTR_PHY_16BIT_ADDR_MASK =      'h7f8,  // address mask to generate sequencer channel/run
59 60 61 62 63 64 65 66 67 68
//  0x1050       - PATTERNS     // 16 bits
//  0x1051       - PATTERNS_TRI // 16-bit address to set DQM and DQS tristate on/off patterns {dqs_off,dqs_on, dq_off,dq_on} - 4 bits each 
//  0x1052       - WBUF_DELAY   // 4 bits - extra delay (in mclk cycles) to add to write buffer enable (DDR3 read data)
//  0x1053       - EXTRA_REL    // 1 bit - set extra parameters (currently just inv_clk_div)
//  0x1054       - STATUS_CNTRL // 8 bits - write to status control
    parameter MCONTR_PHY_16BIT_PATTERNS =       'h0,    // set DQM and DQS patterns (16'h0055)
    parameter MCONTR_PHY_16BIT_PATTERNS_TRI =   'h1,    // 16-bit address to set DQM and DQS tristate on/off patterns {dqs_off,dqs_on, dq_off,dq_on} - 4 bits each 
    parameter MCONTR_PHY_16BIT_WBUF_DELAY =     'h2,    // 4? bits - extra delay (in mclk cycles) to add to write buffer enable (DDR3 read data)
    parameter MCONTR_PHY_16BIT_EXTRA =          'h3,    // ? bits - set extra parameters (currently just inv_clk_div)
    parameter MCONTR_PHY_STATUS_CNTRL =         'h4,    // write to status control (8-bit)
Andrey Filippov's avatar
Andrey Filippov committed
69 70
   
//0x1060..106f: arbiter priority data
71
    parameter MCONTR_ARBIT_ADDR =               'h060,   // Address to set channel priorities
72
    parameter MCONTR_ARBIT_ADDR_MASK =          'h7f0,   // Address mask to set channel priorities
73 74
//0x1070..1077 - 16-bit top memory controller:
    parameter MCONTR_TOP_16BIT_ADDR =           'h070,  // address to set mcontr top control registers
75
    parameter MCONTR_TOP_16BIT_ADDR_MASK =      'h7f8,  // address mask to set mcontr top control registers
76 77 78 79 80 81 82 83
//  0x1070       - MCONTR_CHN_EN     // 16 bits per-channel enable (want/need requests)
//  0x1071       - REFRESH_PERIOD    // 8-bit refresh period
//  0x1072       - REFRESH_ADDRESS   // 10 bits
//  0x1073       - STATUS_CNTRL      // 8 bits - write to status control (and debug?)
    parameter MCONTR_TOP_16BIT_CHN_EN =         'h0,    // 16 bits per-channel enable (want/need requests)
    parameter MCONTR_TOP_16BIT_REFRESH_PERIOD = 'h1,    // 8-bit refresh period
    parameter MCONTR_TOP_16BIT_REFRESH_ADDRESS= 'h2,    // 10 bits refresh address in the sequencer (PL) memory
    parameter MCONTR_TOP_16BIT_STATUS_CNTRL=    'h3,    // 8 bits - write to status control (and debug?)
Andrey Filippov's avatar
Andrey Filippov committed
84
    
85 86
// Status read address
    parameter MCONTR_PHY_STATUS_REG_ADDR=      'h0,    // 8 or less bits: status register address to use for memory controller phy
87 88 89
    parameter MCONTR_TOP_STATUS_REG_ADDR=      'h1,    // 8 or less bits: status register address to use for memory controller
    
    
90
    parameter CHNBUF_READ_LATENCY =             2,     // external channel buffer extra read latency ( 0 - data available next cycle after re (but prev. data))
91 92
    
    parameter DFLT_DQS_PATTERN=        8'h55,
93
    parameter DFLT_DQM_PATTERN=        8'h00, // 8'h00
94
    parameter DFLT_DQ_TRI_ON_PATTERN=  4'h7,  // DQ tri-state control word, first when enabling output
95 96 97
    parameter DFLT_DQ_TRI_OFF_PATTERN= 4'he,  // DQ tri-state control word, first after disabling output
    parameter DFLT_DQS_TRI_ON_PATTERN= 4'h3,  // DQS tri-state control word, first when enabling output
    parameter DFLT_DQS_TRI_OFF_PATTERN=4'hc,  // DQS tri-state control word, first after disabling output
98
    parameter DFLT_WBUF_DELAY=         4'h8,  // write levelling - 7!
99
    parameter DFLT_INV_CLK_DIV=        1'b0,
100 101 102 103 104
    
    parameter DFLT_CHN_EN=            16'h0,  // channel mask to be enabled at reset
    parameter DFLT_REFRESH_ADDR=      10'h0,  // refresh sequence address in command memory
    parameter DFLT_REFRESH_PERIOD=     8'h0,  // default 8-bit refresh period (scale?)

105 106

    parameter integer ADDRESS_NUMBER=15, 
107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138
    parameter PHASE_WIDTH =     8,
    parameter SLEW_DQ =         "SLOW",
    parameter SLEW_DQS =        "SLOW",
    parameter SLEW_CMDA =       "SLOW",
    parameter SLEW_CLK =        "SLOW",
    parameter IBUF_LOW_PWR =    "TRUE",
`ifdef use200Mhz
    parameter real REFCLK_FREQUENCY = 200.0, // 300.0,
    parameter HIGH_PERFORMANCE_MODE = "FALSE",
    parameter CLKIN_PERIOD          = 20, // 10, //ns >1.25, 600<Fvco<1200 // Hardware 150MHz , change to             | 6.667
    parameter CLKFBOUT_MULT =       16,   // 8, // Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE  | 16
    parameter CLKFBOUT_MULT_REF =   16,   // 18,   // 9, // Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE  | 6
    parameter CLKFBOUT_DIV_REF =    4, // 200Mhz 3, // To get 300MHz for the reference clock
`else
    parameter real REFCLK_FREQUENCY = 300.0,
    parameter HIGH_PERFORMANCE_MODE = "FALSE",
    parameter CLKIN_PERIOD          = 10, //ns >1.25, 600<Fvco<1200
    parameter CLKFBOUT_MULT =       8, // Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE
    parameter CLKFBOUT_MULT_REF =   9, // Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE
    parameter CLKFBOUT_DIV_REF =    3, // To get 300MHz for the reference clock
`endif    
    parameter DIVCLK_DIVIDE=        1,
    parameter CLKFBOUT_PHASE =      0.000,
    parameter SDCLK_PHASE =         0.000,
    parameter CLK_PHASE =           0.000,
    parameter CLK_DIV_PHASE =       0.000,
    parameter MCLK_PHASE =          90.000,
    parameter REF_JITTER1 =         0.010,
    parameter SS_EN =              "FALSE",
    parameter SS_MODE =      "CENTER_HIGH",
    parameter SS_MOD_PERIOD =       10000,
    parameter CMD_PAUSE_BITS=       10,
139
    parameter CMD_DONE_BIT=         10
140
    ) (
141
    input                        rst_in,
142
    input                        clk_in,
Andrey Filippov's avatar
Andrey Filippov committed
143
    output                       mclk,     // global clock, half DDR3 clock, synchronizes all I/O through the command port
Andrey Filippov's avatar
Andrey Filippov committed
144 145
    input                        mrst,     // @posedge mclk synchronous reset - should not interrupt mclk generation
    output                       locked,   // to generate sync reset
146
    output                       ref_clk,  // global clock for idelay_ctrl calibration
Andrey Filippov's avatar
Andrey Filippov committed
147
    output                       idelay_ctrl_reset,
148 149 150 151 152 153 154
    // programming interface
    input                  [7:0] cmd_ad,      // byte-serial command address/data (up to 6 bytes: AL-AH-D0-D1-D2-D3 
    input                        cmd_stb,     // strobe (with first byte) for the command a/d
    output                 [7:0] status_ad,   // status address/data - up to 5 bytes: A - {seq,status[1:0]} - status[2:9] - status[10:17] - status[18:25]
    output                       status_rq,   // input request to send status downstream
    input                        status_start, // Acknowledge of the first status packet byte (address)
    
Andrey Filippov's avatar
Andrey Filippov committed
155 156 157 158 159
// command port 0 (filled by software - 32w->32r) - used for mode set, refresh, write levelling, ...
    input                        cmd0_clk,    // clock to write commend sequencer from PS
    input                        cmd0_we,     // write enble to write commend sequencer from PS
    input                [9:0]   cmd0_addr,   // address write commend sequencer from PS
    input               [31:0]   cmd0_data,   // data to write commend sequencer from PS
160 161 162 163

    input                 [31:0] seq_data,  //16x32 data to be written to the sequencer (and start address for software-based sequencer)
    input                        seq_wr,    // strobe for writing sequencer data (address is autoincremented)
    input                        seq_set,   // channel sequencer data is written. If no seq_wr pulses before seq_set, seq_data contains software sequencer start address
Andrey Filippov's avatar
Andrey Filippov committed
164
    
165 166 167 168
// channel interfaces TODO: move request/grant here, add "done"
// channel 0 interface 
`ifdef def_enable_mem_chn0
    input                        want_rq0,   // both want_rq and need_rq should go inactive after being granted  
169
    input                        need_rq0,   // want_rq should be active when need_rq is.
Andrey Filippov's avatar
Andrey Filippov committed
170
    output reg                   channel_pgm_en0, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
171
    output                       seq_done0,  // sequencer finished executing sequence for this channel 
172 173
    output                       page_nxt_chn0,
    output                       buf_run0,   // external buffer run (may be used to force page) @posedge mclk
174
  `ifdef def_read_mem_chn0
175
    output                       buf_wr_chn0,   // @ negedge mclk
176
    output                       buf_wpage_nxt_chn0, // @ negedge mclk
177
    output                [63:0] buf_wdata_chn0, // @ negedge mclk
178 179 180
    output                       buf_wrun0,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn0
181
    output                       buf_rd_chn0,
182
    output                       buf_rpage_nxt_chn0,
183 184 185 186 187 188 189 190
    input                 [63:0] buf_rdata_chn0,
  `endif
`endif    

// channel 1 interface 
`ifdef def_enable_mem_chn1
    input                        want_rq1,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq1,
Andrey Filippov's avatar
Andrey Filippov committed
191
    output reg                   channel_pgm_en1, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
192
    output                       seq_done1,  // sequencer finished executing sequence for this channel 
193 194
    output                       page_nxt_chn1,
    output                       buf_run1,   // external buffer run (may be used to force page) @posedge mclk
195
  `ifdef def_read_mem_chn1
196
    output                       buf_wr_chn1,   // @ negedge mclk
197
    output                       buf_wpage_nxt_chn1,// @ negedge mclk
198
    output                [63:0] buf_wdata_chn1,// @ negedge mclk
199 200 201
    output                       buf_wrun1,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn1
202
    output                       buf_rd_chn1,
203
    output                       buf_rpage_nxt_chn1,
204 205 206 207 208 209 210 211
    input                 [63:0] buf_rdata_chn1,
  `endif
`endif    
    
// channel 2 interface 
`ifdef def_enable_mem_chn2
    input                        want_rq2,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq2,
Andrey Filippov's avatar
Andrey Filippov committed
212
    output reg                   channel_pgm_en2, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
213
    output                       seq_done2,  // sequencer finished executing sequence for this channel 
214 215
    output                       page_nxt_chn2,
    output                       buf_run2,   // external buffer run (may be used to force page) @posedge mclk
216 217
  `ifdef def_read_mem_chn2
    output                       buf_wr_chn2,
218
    output                       buf_wpage_nxt_chn2,
219
    output                [63:0] buf_wdata_chn2,
220 221 222
    output                       buf_wrun2,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn2
223
    output                       buf_rd_chn2,
224
    output                       buf_rpage_nxt_chn2,
225 226 227 228 229 230 231 232
    input                 [63:0] buf_rdata_chn2,
  `endif
`endif    

// channel 3 interface 
`ifdef def_enable_mem_chn3
    input                        want_rq3,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq3,
Andrey Filippov's avatar
Andrey Filippov committed
233
    output reg                   channel_pgm_en3, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
234
    output                       seq_done3,  // sequencer finished executing sequence for this channel 
235 236
    output                       page_nxt_chn3,
    output                       buf_run3,   // external buffer run (may be used to force page) @posedge mclk
237 238
  `ifdef def_read_mem_chn3
    output                       buf_wr_chn3,
239
    output                       buf_wpage_nxt_chn3,
240
    output                [63:0] buf_wdata_chn3,
241 242 243
    output                       buf_wrun3,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn3
244
    output                       buf_rd_chn3,
245
    output                       buf_rpage_nxt_chn3,
246 247 248 249 250 251 252 253
    input                 [63:0] buf_rdata_chn3,
  `endif
`endif    

// channel 4 interface 
`ifdef def_enable_mem_chn4
    input                        want_rq4,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq4,
Andrey Filippov's avatar
Andrey Filippov committed
254
    output reg                   channel_pgm_en4, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
255
    output                       seq_done4,  // sequencer finished executing sequence for this channel 
256 257
    output                       page_nxt_chn4,
    output                       buf_run4,   // external buffer run (may be used to force page) @posedge mclk
258
  `ifdef def_read_mem_chn4
259
    output                       buf_wr_chn4,   // @ negedge mclk
260
    output                       buf_wpage_nxt_chn4,   // @ negedge mclk
261
    output                [63:0] buf_wdata_chn4,   // @ negedge mclk
262 263 264
    output                       buf_wrun4,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn4
265
    output                       buf_rd_chn4,
266
    output                       buf_rpage_nxt_chn4,
267 268 269 270 271 272 273 274
    input                 [63:0] buf_rdata_chn4,
  `endif
`endif    

// channel 5 interface 
`ifdef def_enable_mem_chn5
    input                        want_rq5,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq5,
Andrey Filippov's avatar
Andrey Filippov committed
275
    output reg                   channel_pgm_en5, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
276
    output                       seq_done5,  // sequencer finished executing sequence for this channel 
277 278
    output                       page_nxt_chn5,
    output                       buf_run5,   // external buffer run (may be used to force page) @posedge mclk
279
  `ifdef def_read_mem_chn5
280
    output                       buf_wr_chn5,   // @ negedge mclk
281
    output                       buf_wpage_nxt_chn5,   // @ negedge mclk
282
    output                [63:0] buf_wdata_chn5,   // @ negedge mclk
283 284 285
    output                       buf_wrun5,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn5
286
    output                       buf_rd_chn5,
287
    output                       buf_rpage_nxt_chn5,
288 289 290 291 292 293 294 295
    input                 [63:0] buf_rdata_chn5,
  `endif
`endif    

// channel 6 interface 
`ifdef def_enable_mem_chn6
    input                        want_rq6,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq6,
Andrey Filippov's avatar
Andrey Filippov committed
296
    output reg                   channel_pgm_en6, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
297
    output                       seq_done6,  // sequencer finished executing sequence for this channel 
298 299
    output                       page_nxt_chn6,
    output                       buf_run6,   // external buffer run (may be used to force page) @posedge mclk
300
  `ifdef def_read_mem_chn6
301
    output                       buf_wr_chn6,   // @ negedge mclk
302
    output                       buf_wpage_nxt_chn6,   // @ negedge mclk
303
    output                [63:0] buf_wdata_chn6,   // @ negedge mclk
304 305 306
    output                       buf_wrun6,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn6
307
    output                       buf_rd_chn6,
308
    output                       buf_rpage_nxt_chn6,
309 310 311 312 313 314 315 316
    input                 [63:0] buf_rdata_chn6,
  `endif
`endif    

// channel 7 interface 
`ifdef def_enable_mem_chn7
    input                        want_rq7,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq7,
Andrey Filippov's avatar
Andrey Filippov committed
317
    output reg                   channel_pgm_en7, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
318
    output                       seq_done7,  // sequencer finished executing sequence for this channel 
319 320
    output                       page_nxt_chn7,
    output                       buf_run7,   // external buffer run (may be used to force page) @posedge mclk
321
  `ifdef def_read_mem_chn7
322
    output                       buf_wr_chn7,   // @ negedge mclk
323
    output                       buf_wpage_nxt_chn7,   // @ negedge mclk
324
    output                [63:0] buf_wdata_chn7,   // @ negedge mclk
325 326 327
    output                       buf_wrun7,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn7
328
    output                       buf_rd_chn7,
329
    output                       buf_rpage_nxt_chn7,
330 331 332 333 334 335 336 337
    input                 [63:0] buf_rdata_chn7,
  `endif
`endif    

// channel 8 interface 
`ifdef def_enable_mem_chn8
    input                        want_rq8,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq8,
Andrey Filippov's avatar
Andrey Filippov committed
338
    output reg                   channel_pgm_en8, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
339
    output                       seq_done8,  // sequencer finished executing sequence for this channel 
340 341
    output                       page_nxt_chn8,
    output                       buf_run8,   // external buffer run (may be used to force page) @posedge mclk
342
  `ifdef def_read_mem_chn8
343
    output                       buf_wr_chn8,   // @ negedge mclk
344
    output                       buf_wpage_nxt_chn8,   // @ negedge mclk
345
    output                [63:0] buf_wdata_chn8,   // @ negedge mclk
346 347 348
    output                       buf_wrun8,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn8
349
    output                       buf_rd_chn8,
350
    output                       buf_rpage_nxt_chn8,
351 352 353 354 355 356 357 358
    input                 [63:0] buf_rdata_chn8,
  `endif
`endif    

// channel 9 interface 
`ifdef def_enable_mem_chn9
    input                        want_rq9,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq9,
Andrey Filippov's avatar
Andrey Filippov committed
359
    output reg                   channel_pgm_en9, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
360
    output                       seq_done9,  // sequencer finished executing sequence for this channel 
361 362
    output                       page_nxt_chn9,
    output                       buf_run9,   // external buffer run (may be used to force page) @posedge mclk
363
  `ifdef def_read_mem_chn9
364
    output                       buf_wr_chn9,   // @ negedge mclk
365
    output                       buf_wpage_nxt_chn9,   // @ negedge mclk
366
    output                [63:0] buf_wdata_chn9,   // @ negedge mclk
367 368 369
    output                       buf_wrun9,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn9
370
    output                       buf_rd_chn9,
371
    output                       buf_rpage_nxt_chn9,
372 373 374 375 376 377 378 379
    input                 [63:0] buf_rdata_chn9,
  `endif
`endif    

// channel 10 interface 
`ifdef def_enable_mem_chn10
    input                        want_rq10,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq10,
Andrey Filippov's avatar
Andrey Filippov committed
380
    output reg                   channel_pgm_en10, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
381
    output                       seq_done10,  // sequencer finished executing sequence for this channel 
382 383
    output                       page_nxt_chn10,
    output                       buf_run10,   // external buffer run (may be used to force page) @posedge mclk
384
  `ifdef def_read_mem_chn10
385
    output                       buf_wr_chn10,   // @ negedge mclk
386
    output                       buf_wpage_nxt_chn10,   // @ negedge mclk
387
    output                [63:0] buf_wdata_chn10,   // @ negedge mclk
388 389 390
    output                       buf_wrun10,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn10
391
    output                       buf_rd_chn10,
392
    output                       buf_rpage_nxt_chn10,
393 394 395 396 397 398 399 400
    input                 [63:0] buf_rdata_chn10,
  `endif
`endif    

// channel 11 interface 
`ifdef def_enable_mem_chn11
    input                        want_rq11,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq11,
Andrey Filippov's avatar
Andrey Filippov committed
401
    output reg                   channel_pgm_en11, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
402
    output                       seq_done11,  // sequencer finished executing sequence for this channel 
403 404
    output                       page_nxt_chn11,
    output                       buf_run11,   // external buffer run (may be used to force page) @posedge mclk
405
  `ifdef def_read_mem_chn11
406
    output                       buf_wr_chn11,   // @ negedge mclk
407
    output                       buf_wpage_nxt_chn11,   // @ negedge mclk
408
    output                [63:0] buf_wdata_chn11,   // @ negedge mclk
409 410 411
    output                       buf_wrun11,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn11
412
    output                       buf_rd_chn11,
413
    output                       buf_rpage_nxt_chn11,
414 415 416 417 418 419 420 421
    input                 [63:0] buf_rdata_chn11,
  `endif
`endif    

// channel 12 interface 
`ifdef def_enable_mem_chn12
    input                        want_rq12,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq12,
Andrey Filippov's avatar
Andrey Filippov committed
422
    output reg                   channel_pgm_en12, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
423
    output                       seq_done12,  // sequencer finished executing sequence for this channel 
424 425
    output                       page_nxt_chn12,
    output                       buf_run12,   // external buffer run (may be used to force page) @posedge mclk
426
  `ifdef def_read_mem_chn12
427
    output                       buf_wr_chn12,   // @ negedge mclk
428
    output                       buf_wpage_nxt_chn12,   // @ negedge mclk
429
    output                [63:0] buf_wdata_chn12,   // @ negedge mclk
430 431 432
    output                       buf_wrun12,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn12
433
    output                       buf_rd_chn12,
434
    output                       buf_rpage_nxt_chn12,
435 436 437 438 439 440 441 442
    input                 [63:0] buf_rdata_chn12,
  `endif
`endif    

// channel 13 interface 
`ifdef def_enable_mem_chn13
    input                        want_rq13,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq13,
Andrey Filippov's avatar
Andrey Filippov committed
443
    output reg                   channel_pgm_en13, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
444
    output                       seq_done13,  // sequencer finished executing sequence for this channel 
445 446
    output                       page_nxt_chn13,
    output                       buf_run13,   // external buffer run (may be used to force page) @posedge mclk
447
  `ifdef def_read_mem_chn13
448
    output                       buf_wr_chn13,   // @ negedge mclk
449
    output                       buf_wpage_nxt_chn13,   // @ negedge mclk
450
    output                [63:0] buf_wdata_chn13,   // @ negedge mclk
451 452 453
    output                       buf_wrun13,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn13
454
    output                       buf_rd_chn13,
455
    output                       buf_rpage_nxt_chn13,
456 457 458 459 460 461 462 463
    input                 [63:0] buf_rdata_chn13,
  `endif
`endif    

// channel 14 interface 
`ifdef def_enable_mem_chn14
    input                        want_rq14,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq14,
Andrey Filippov's avatar
Andrey Filippov committed
464
    output reg                   channel_pgm_en14, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
465
    output                       seq_done14,  // sequencer finished executing sequence for this channel 
466 467
    output                       page_nxt_chn14,
    output                       buf_run14,   // external buffer run (may be used to force page) @posedge mclk
468
  `ifdef def_read_mem_chn14
469
    output                       buf_wr_chn14,   // @ negedge mclk
470
    output                       buf_wpage_nxt_chn14,   // @ negedge mclk
471
    output                [63:0] buf_wdata_chn14,   // @ negedge mclk
472 473 474
    output                       buf_wrun14,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn14
475
    output                       buf_rd_chn14,
476
    output                       buf_rpage_nxt_chn14,
477 478 479 480 481 482 483 484
    input                 [63:0] buf_rdata_chn14,
  `endif
`endif    

// channel 15 interface 
`ifdef def_enable_mem_chn15
    input                        want_rq15,   // both want_rq and need_rq should go inactive after being granted  
    input                        need_rq15,
Andrey Filippov's avatar
Andrey Filippov committed
485
    output reg                   channel_pgm_en15, // channel can program sequence data
Andrey Filippov's avatar
Andrey Filippov committed
486
    output                       seq_done15,  // sequencer finished executing sequence for this channel 
487 488
    output                       page_nxt_chn15,
    output                       buf_run15,   // external buffer run (may be used to force page) @posedge mclk
489
  `ifdef def_read_mem_chn15
490
    output                       buf_wr_chn15,   // @ negedge mclk
491
    output                       buf_wpage_nxt_chn15,   // @ negedge mclk
492
    output                [63:0] buf_wdata_chn15,   // @ negedge mclk
493 494 495
    output                       buf_wrun15,   // external buffer run with delays compensated fro write, reclocked to @negedge
  `endif
  `ifdef def_write_mem_chn15
496
    output                       buf_rd_chn15,
497
    output                       buf_rpage_nxt_chn15,
498 499 500 501
    input                 [63:0] buf_rdata_chn15,
  `endif
`endif    
    
502 503 504
    
    // priority programming
    // TODO: Move to ps7 instance in this module
505 506 507
//    input       [3:0] pgm_addr,  // channel address to program priority
//    input [width-1:0] pgm_data,  // priority data for the channel
//    input             pgm_en,     // enable programming priority data (use different clock?)
508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525
    // DDR3 interface
    output                       SDRST, // DDR3 reset (active low)
    output                       SDCLK, // DDR3 clock differential output, positive
    output                       SDNCLK,// DDR3 clock differential output, negative
    output  [ADDRESS_NUMBER-1:0] SDA,   // output address ports (14:0) for 4Gb device
    output                 [2:0] SDBA,  // output bank address ports
    output                       SDWE,  // output WE port
    output                       SDRAS, // output RAS port
    output                       SDCAS, // output CAS port
    output                       SDCKE, // output Clock Enable port
    output                       SDODT, // output ODT port

    inout                 [15:0] SDD,   // DQ  I/O pads
    output                       SDDML, // LDM  I/O pad (actually only output)
    inout                        DQSL,  // LDQS I/O pad
    inout                        NDQSL, // ~LDQS I/O pad
    output                       SDDMU, // UDM  I/O pad (actually only output)
    inout                        DQSU,  // UDQS I/O pad
526 527
    inout                        NDQSU //,
//    output                       DUMMY_TO_KEEP  // to keep PS7 signals from "optimization"
528
//    input                        MEMCLK
529 530
// temporary debug data    
    ,output                [11:0] tmp_debug // add some signals generated here?
531
);
532 533

    wire        ext_buf_rd;
534
    wire        ext_buf_rpage_nxt;
535
    wire        ext_buf_page_nxt;
536
    wire  [3:0] ext_buf_rchn; 
537 538
    wire        ext_buf_rrefresh;
    wire        ext_buf_rrun; // run read sequence (to be used with external buffer to set initial address
539
    reg  [63:0] ext_buf_rdata; 
540
    wire        ext_buf_wr;
541
    wire        ext_buf_wpage_nxt;
542
    wire  [3:0] ext_buf_wchn; 
Andrey Filippov's avatar
Andrey Filippov committed
543
    wire        ext_buf_wrefresh; 
544
    wire        ext_buf_wrun;  // @negedge,first cycle of sequencer run matching write delay 
545 546 547 548
    wire [63:0] ext_buf_wdata; 

    wire                  [15:0] want_rq;   // both want_rq and need_rq should go inactive after being granted  
    wire                  [15:0] need_rq;
Andrey Filippov's avatar
Andrey Filippov committed
549 550


551 552 553 554 555 556 557 558 559
// status data from phy (sequencer)
    wire [7:0] status_ad_phy;
    wire       status_rq_phy;
    wire       status_start_phy;
    
// status data from top level controller 
    wire [7:0] status_ad_mcontr;
    wire       status_rq_mcontr;
    wire       status_start_mcontr;
560
    wire       set_status_w;
Andrey Filippov's avatar
Andrey Filippov committed
561 562 563 564 565 566 567 568

    wire        en_schedul; // enable channel arbitration, needs to be disabled before next access can be scheduled
    wire        need;       // granted access is "needed" one, not just "wanted"
    wire        grant;      // single-cycle granted channel access
    wire  [3:0] grant_chn; // granted  channel number, valid with grant, stays valid until en_schedul is deasserted
    wire  [3:0] priority_addr;  // channel address to program priority
    wire [15:0] priority_data;  // priority data for the channel
    wire        priority_en;    // enable programming priority data (use different clock?) 
569 570 571 572 573 574 575 576 577 578 579 580 581
    
    reg     [3:0]   cmd_wr_chn;     // channel granted write access to command sequencer memory
    reg     [9:0]   cmd_addr_cur;   // current address in the command sequencer memory bank1 (PL)
    reg    [10:0]   cmd_addr_start; // sequencer start address (including bank 0/1)
    reg             grant_r;
    reg             cmd_seq_set;    // some command sequencer data was set (so use it)

    reg             cmd_seq_fill;   // command sequencer is in the process of filling by a channel
    reg             cmd_seq_full;   // command sequencer is filled (if using PL sequencer bank)
    reg             cmd_seq_need;   // memory request by a cnannel in the sequencer is urgent (valid with cmd_seq_full)

    reg             cmd_seq_run;    // run command sequencer - single cycle
    reg     [3:0]   cmd_seq_chn;    // channel number corresponding to the pending memory request:  valid with cmd_seq_run
Andrey Filippov's avatar
Andrey Filippov committed
582
    reg             cmd_seq_refresh;     // sequencer is running refresh
583 584
    reg    [10:0]   cmd_seq_addr;   // start address of the command sequencer (MSB - bank: 0 - PS, 1:PL): valid with cmd_seq_run

585
    wire            sel_refresh_w;  // select refresh over channel, only valid @ a single-cycle pre_run_seq_w
586 587 588 589 590 591
    wire            pre_run_seq_w;  // initiate run sequence next cycle
    wire            pre_run_chn_w;  // initiate run sequence next cycle for a channel (not refresh)
    wire            mcontr_reset;   // reset controller, generated with ddr_rst in the sequencer
    wire            mcontr_enabled; // enabled and not reset

    wire            sequencer_run_busy; // sequencer is busy
Andrey Filippov's avatar
Andrey Filippov committed
592
    wire            sequencer_run_done; // to notify channels
593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608

    wire            refresh_want;
    wire            refresh_need;
    reg             refresh_grant;

    reg             refresh_en;
    reg     [7:0]   refresh_period; // remove 
    reg     [9:0]   refresh_addr;   // TODO: set command
    reg             mcontr_en;      // enable controller
    reg    [15:0]   mcontr_chn_en;  // per-channel request enable (will not reset transaction in progress)

    reg             chn_want_some;
    reg             chn_need_some;
    reg    [15:0]   chn_want_r;
    wire   [17:0]   status_data;
    
609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625
    wire [2:0] mcontr_0bit_addr;
    wire       mcontr_0bit_we;
    wire  [2:0] mcontr_16bit_addr;
    // ???
 //   wire [15:0] aaaa;
//   assign aaaa={cmd_ad,cmd_ad};// just debugging Vivado synth
    
    wire [15:0] mcontr_16bit_data; //  = {cmd_ad,cmd_ad};
//   assign mcontr_16bit_data={cmd_ad,cmd_ad};// just debugging Vivado synth
    
    wire        mcontr_16bit_we;
    
//   wire [15:0] aaaa;
//  assign aaaa={cmd_ad,cmd_ad};// just debugging Vivado synth
    
    
    
626 627
    assign status_data={chn_want_r,chn_need_some,chn_want_some};
    
628 629
// mux status info from the memory controller and other modules    
    status_router2 status_router2_top_i (
Andrey Filippov's avatar
Andrey Filippov committed
630 631 632 633 634 635 636 637
        .rst       (1'b0),                // rst),  // input
        .clk       (mclk),                // input
        .srst      (mrst),                // input
        .db_in0    (status_ad_phy),       // input[7:0] 
        .rq_in0    (status_rq_phy),       // input
        .start_in0 (status_start_phy),    // output
        .db_in1    (status_ad_mcontr),    // input[7:0] 
        .rq_in1    (status_rq_mcontr),    // input
638
        .start_in1 (status_start_mcontr), // output
Andrey Filippov's avatar
Andrey Filippov committed
639 640 641
        .db_out    (status_ad),           // output[7:0] 
        .rq_out    (status_rq),           // output
        .start_out (status_start)         // input
642
    );
643 644 645 646 647
    
    status_generate #(
        .STATUS_REG_ADDR  (MCONTR_TOP_STATUS_REG_ADDR),
        .PAYLOAD_BITS     (18)
    ) status_generate_i (
Andrey Filippov's avatar
Andrey Filippov committed
648 649 650 651
        .rst              (1'b0),                   // rst), // input
        .clk              (mclk),                   // input
        .srst             (mrst),                   // input
        .we               (set_status_w),           // input
652
        .wd               (mcontr_16bit_data[7:0]), // input[7:0] 
Andrey Filippov's avatar
Andrey Filippov committed
653 654 655 656
        .status           (status_data),            // input[25:0] 
        .ad               (status_ad_mcontr),       // output[7:0] 
        .rq               (status_rq_mcontr),       // output
        .start            (status_start_mcontr)     // input
657 658
    );
    
Andrey Filippov's avatar
Andrey Filippov committed
659 660 661 662 663 664 665 666
// generate 16-bit data commands (and set defaults to registers)
    cmd_deser #(
        .ADDR       (MCONTR_ARBIT_ADDR),
        .ADDR_MASK  (MCONTR_ARBIT_ADDR_MASK),
        .NUM_CYCLES (4),
        .ADDR_WIDTH (4),
        .DATA_WIDTH (16)
    ) cmd_deser_mcontr_16bit_i (
Andrey Filippov's avatar
Andrey Filippov committed
667 668 669 670 671 672 673 674
        .rst        (1'b0),               // rst), // input
        .clk        (mclk),               // input
        .srst       (mrst),               // input
        .ad         (cmd_ad),             // input[7:0] 
        .stb        (cmd_stb),            // input
        .addr       (priority_addr),      // output[15:0] 
        .data       (priority_data),      // output[31:0] 
        .we         (priority_en)         // output
Andrey Filippov's avatar
Andrey Filippov committed
675
    );
676
  
677 678 679 680 681 682 683 684
// generate on/off dependent on lsb and 0-bit commands
    cmd_deser #(
        .ADDR       (MCONTR_TOP_0BIT_ADDR),
        .ADDR_MASK  (MCONTR_TOP_0BIT_ADDR_MASK),
        .NUM_CYCLES (2),
        .ADDR_WIDTH (3),
        .DATA_WIDTH (0)
    ) cmd_deser_0bit_i (
Andrey Filippov's avatar
Andrey Filippov committed
685 686 687 688 689 690 691 692
        .rst        (1'b0),              //  rst), // input
        .clk        (mclk),              // input
        .srst       (mrst),              // input
        .ad         (cmd_ad),            // input[7:0] 
        .stb        (cmd_stb),           // input
        .addr       (mcontr_0bit_addr),  // output[15:0] 
        .data       (),                  // output[31:0] 
        .we         (mcontr_0bit_we)     // output
693
    );
Andrey Filippov's avatar
Andrey Filippov committed
694 695
    always @ (posedge mclk) begin
        if (mrst)                                                                            mcontr_en <= 0;
696 697
        else if (mcontr_0bit_we && (mcontr_0bit_addr[2:1]==(MCONTR_TOP_0BIT_MCONTR_EN>>1)))  mcontr_en <= mcontr_0bit_addr[0];
        
Andrey Filippov's avatar
Andrey Filippov committed
698
        if (mrst)                                                                            refresh_en <= 0 ; // 1;
699 700 701 702 703 704 705 706 707 708 709 710
        else if (mcontr_0bit_we && (mcontr_0bit_addr[2:1]==(MCONTR_TOP_0BIT_REFRESH_EN>>1))) refresh_en <= mcontr_0bit_addr[0];
        
    end
  
// generate 16-bit data commands (and set defaults to registers)
    cmd_deser #(
        .ADDR       (MCONTR_TOP_16BIT_ADDR),
        .ADDR_MASK  (MCONTR_TOP_16BIT_ADDR_MASK),
        .NUM_CYCLES (4),
        .ADDR_WIDTH (3),
        .DATA_WIDTH (16)
    ) cmd_deser_16bit_i (
Andrey Filippov's avatar
Andrey Filippov committed
711
        .rst        (1'b0), // input
712
        .clk        (mclk), // input
Andrey Filippov's avatar
Andrey Filippov committed
713
        .srst       (mrst), // input
714 715 716 717 718 719
        .ad         (cmd_ad), // input[7:0] 
        .stb        (cmd_stb), // input
        .addr       (mcontr_16bit_addr), // output[15:0] 
        .data       (mcontr_16bit_data), // output[31:0] 
        .we         (mcontr_16bit_we) // output
    );
720

721 722 723 724 725 726 727 728 729 730
    wire set_chn_en_w;
    wire set_refresh_period_w;
    wire set_refresh_address_w;
    reg  set_refresh_period;
    
    assign set_chn_en_w=           mcontr_16bit_we && (mcontr_16bit_addr[2:0]==MCONTR_TOP_16BIT_CHN_EN);
    assign set_refresh_period_w=   mcontr_16bit_we && (mcontr_16bit_addr[2:0]==MCONTR_TOP_16BIT_REFRESH_PERIOD);
    assign set_refresh_address_w=  mcontr_16bit_we && (mcontr_16bit_addr[2:0]==MCONTR_TOP_16BIT_REFRESH_ADDRESS);
    assign set_status_w=           mcontr_16bit_we && (mcontr_16bit_addr[2:0]==MCONTR_TOP_16BIT_STATUS_CNTRL);

Andrey Filippov's avatar
Andrey Filippov committed
731 732 733
    always @ (posedge mclk) begin
        if (mrst) set_refresh_period  <= 0;
        else      set_refresh_period <= set_refresh_period_w;
734

Andrey Filippov's avatar
Andrey Filippov committed
735
        if      (mrst)                  mcontr_chn_en <= DFLT_CHN_EN;
736 737
        else if (set_chn_en_w)          mcontr_chn_en <= mcontr_16bit_data[15:0];
        
Andrey Filippov's avatar
Andrey Filippov committed
738
        if      (mrst)                  refresh_addr  <= DFLT_REFRESH_ADDR;
739 740
        else if (set_refresh_address_w) refresh_addr <= mcontr_16bit_data[9:0];

Andrey Filippov's avatar
Andrey Filippov committed
741
        if      (mrst)                  refresh_period <= DFLT_REFRESH_PERIOD;
742 743
        else if (set_refresh_period_w)  refresh_period <= mcontr_16bit_data[7:0];
        
Andrey Filippov's avatar
Andrey Filippov committed
744 745
        if (mrst) chn_want_some <= 0;
        else      chn_want_some <= |want_rq;
746

Andrey Filippov's avatar
Andrey Filippov committed
747 748
        if (mrst) chn_need_some <= 0;
        else      chn_need_some <= |need_rq;
749
        
Andrey Filippov's avatar
Andrey Filippov committed
750 751
        if (mrst) chn_want_r <= 0;
        else      chn_want_r <= want_rq ; // unmasked channel requests
752 753 754 755
        
    end
        
  
756

Andrey Filippov's avatar
Andrey Filippov committed
757 758 759
    scheduler16 #(
        .width      (16)
    ) scheduler16_i (
Andrey Filippov's avatar
Andrey Filippov committed
760
        .mrst       (mrst), // input
Andrey Filippov's avatar
Andrey Filippov committed
761
        .clk        (mclk), // input
762
        .chn_en     (mcontr_chn_en), // input[15:0]
Andrey Filippov's avatar
Andrey Filippov committed
763 764 765 766 767 768 769 770 771 772
        .want_rq    (want_rq), // input[15:0] 
        .need_rq    (need_rq), // input[15:0] 
        .en_schedul (en_schedul), // input
        .need       (need), // output
        .grant      (grant), // output
        .grant_chn  (grant_chn), // output[3:0] 
        .pgm_addr   (priority_addr), // input[3:0] 
        .pgm_data   (priority_data), // input[15:0] 
        .pgm_en     (priority_en) // input
    );
773 774 775 776 777


        
assign mcontr_enabled=mcontr_en && !mcontr_reset; 
assign sel_refresh_w= refresh_need || (refresh_want && !(cmd_seq_need && cmd_seq_full));
778 779
assign pre_run_seq_w= mcontr_enabled && !sequencer_run_busy && !cmd_seq_run && (cmd_seq_full || refresh_want);

780 781 782 783
assign pre_run_chn_w= pre_run_seq_w && !sel_refresh_w;
assign en_schedul= mcontr_enabled && !cmd_seq_fill && !cmd_seq_full;

// sequential logic for commands transfer to the sequencer 
Andrey Filippov's avatar
Andrey Filippov committed
784 785 786
always @ (posedge mclk) begin
    if (mrst) grant_r <= 0;
    else      grant_r <= grant;
Andrey Filippov's avatar
Andrey Filippov committed
787
    
Andrey Filippov's avatar
Andrey Filippov committed
788
    if (mrst)          cmd_seq_set <= 0;
Andrey Filippov's avatar
Andrey Filippov committed
789 790 791
    else if (grant_r)  cmd_seq_set <= 0;
    else if (seq_wr)   cmd_seq_set <= 1;
    
Andrey Filippov's avatar
Andrey Filippov committed
792
    if (mrst)       cmd_wr_chn <= 0;
793 794 795
    else if (grant) cmd_wr_chn <= grant_chn;


796
//TODO: Modify,cmd_seq_fill was initially used to see if any sequaence data was written (or PS is used), now it is cmd_seq_set
Andrey Filippov's avatar
Andrey Filippov committed
797
    if (mrst)                                             cmd_seq_fill <= 0;
798 799
    else if (!mcontr_enabled || seq_set || cmd_seq_full ) cmd_seq_fill <= 0;
    else if (grant)                                       cmd_seq_fill <= 1;
800

Andrey Filippov's avatar
Andrey Filippov committed
801
    if (mrst)                                   cmd_seq_full <= 0;
802
    else if (!mcontr_enabled || pre_run_chn_w ) cmd_seq_full <= 0;
Andrey Filippov's avatar
Andrey Filippov committed
803
    else if (seq_set)                           cmd_seq_full <= 1; // even with no data
804 805


Andrey Filippov's avatar
Andrey Filippov committed
806
    if (mrst)                                   cmd_seq_need <= 0;
807 808
    else if (grant)                             cmd_seq_need <= need;

Andrey Filippov's avatar
Andrey Filippov committed
809

Andrey Filippov's avatar
Andrey Filippov committed
810
    if (mrst)        cmd_addr_cur <= 0;
Andrey Filippov's avatar
Andrey Filippov committed
811 812
    else if (seq_wr) cmd_addr_cur <= cmd_addr_cur+1;
    
Andrey Filippov's avatar
Andrey Filippov committed
813
    if (mrst)                          cmd_addr_start <= 0;
814
    else if (grant_r)                  cmd_addr_start <= {1'b1,cmd_addr_cur};  // address in PL bank
Andrey Filippov's avatar
Andrey Filippov committed
815
    else if (!cmd_seq_set && seq_set)  cmd_addr_start <= {1'b0,seq_data[9:0]}; // address in PS bank
816 817
    
    
Andrey Filippov's avatar
Andrey Filippov committed
818 819
    if (mrst) cmd_seq_run <= 0;
    else      cmd_seq_run <= pre_run_seq_w;
820
    
Andrey Filippov's avatar
Andrey Filippov committed
821 822
// add refresh address here?    
end   
823 824 825
always @ (posedge mclk) begin
    if (pre_run_seq_w) cmd_seq_addr <= sel_refresh_w ? {1'b0,refresh_addr} : cmd_addr_start;
    if (pre_run_seq_w) cmd_seq_chn <= cmd_wr_chn;
Andrey Filippov's avatar
Andrey Filippov committed
826
    if (pre_run_seq_w) cmd_seq_refresh <= sel_refresh_w;
827
end
Andrey Filippov's avatar
Andrey Filippov committed
828 829 830 831 832 833


//   assign run_seq_rq_in = refresh_en && refresh_need; // higher priority request input

    
    ddr_refresh ddr_refresh_i (
Andrey Filippov's avatar
Andrey Filippov committed
834 835 836 837
        .mrst             (mrst),               // input
        .clk              (mclk),               // input
        .en               (refresh_en),         // input
        .refresh_period   (refresh_period),     // input[7:0] 
838
        .set              (set_refresh_period), // input
Andrey Filippov's avatar
Andrey Filippov committed
839 840 841
        .want             (refresh_want),       // output
        .need             (refresh_need),       // output
        .grant            (refresh_grant)       // input
Andrey Filippov's avatar
Andrey Filippov committed
842
    );
Andrey Filippov's avatar
Andrey Filippov committed
843 844 845
    always @(posedge mclk) begin
         if (mrst) refresh_grant <= 0; 
         else      refresh_grant <= pre_run_seq_w && sel_refresh_w; 
Andrey Filippov's avatar
Andrey Filippov committed
846 847 848
    end


849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921
    mcontr_sequencer #(
        .DLY_LD                        (DLY_LD),
        .DLY_LD_MASK                   (DLY_LD_MASK),
        .MCONTR_PHY_0BIT_ADDR          (MCONTR_PHY_0BIT_ADDR),
        .MCONTR_PHY_0BIT_ADDR_MASK     (MCONTR_PHY_0BIT_ADDR_MASK),
        .MCONTR_PHY_0BIT_DLY_SET       (MCONTR_PHY_0BIT_DLY_SET),
        .MCONTR_PHY_0BIT_CMDA_EN       (MCONTR_PHY_0BIT_CMDA_EN),
        .MCONTR_PHY_0BIT_SDRST_ACT     (MCONTR_PHY_0BIT_SDRST_ACT),
        .MCONTR_PHY_0BIT_CKE_EN        (MCONTR_PHY_0BIT_CKE_EN),
        .MCONTR_PHY_0BIT_DCI_RST       (MCONTR_PHY_0BIT_DCI_RST),
        .MCONTR_PHY_0BIT_DLY_RST       (MCONTR_PHY_0BIT_DLY_RST),
        .MCONTR_PHY_STATUS_REG_ADDR    (MCONTR_PHY_STATUS_REG_ADDR),
        .MCONTR_PHY_16BIT_ADDR         (MCONTR_PHY_16BIT_ADDR),
        .MCONTR_PHY_16BIT_ADDR_MASK    (MCONTR_PHY_16BIT_ADDR_MASK),
        .MCONTR_PHY_16BIT_PATTERNS     (MCONTR_PHY_16BIT_PATTERNS),
        .MCONTR_PHY_16BIT_PATTERNS_TRI (MCONTR_PHY_16BIT_PATTERNS_TRI),
        .MCONTR_PHY_16BIT_WBUF_DELAY   (MCONTR_PHY_16BIT_WBUF_DELAY),
        .MCONTR_PHY_16BIT_EXTRA        (MCONTR_PHY_16BIT_EXTRA),
        .MCONTR_PHY_STATUS_CNTRL       (MCONTR_PHY_STATUS_CNTRL),
        .DFLT_DQS_PATTERN              (DFLT_DQS_PATTERN),
        .DFLT_DQM_PATTERN              (DFLT_DQM_PATTERN),
        .DFLT_DQ_TRI_ON_PATTERN        (DFLT_DQ_TRI_ON_PATTERN),
        .DFLT_DQ_TRI_OFF_PATTERN       (DFLT_DQ_TRI_OFF_PATTERN),
        .DFLT_DQS_TRI_ON_PATTERN       (DFLT_DQS_TRI_ON_PATTERN),
        .DFLT_DQS_TRI_OFF_PATTERN      (DFLT_DQS_TRI_OFF_PATTERN),
        .DFLT_WBUF_DELAY               (DFLT_WBUF_DELAY),
        .DFLT_INV_CLK_DIV              (DFLT_INV_CLK_DIV),
        .PHASE_WIDTH                   (PHASE_WIDTH),
        .SLEW_DQ                       (SLEW_DQ),
        .SLEW_DQS                      (SLEW_DQS),
        .SLEW_CMDA                     (SLEW_CMDA),
        .SLEW_CLK                      (SLEW_CLK),
        .IBUF_LOW_PWR                  (IBUF_LOW_PWR),
        .REFCLK_FREQUENCY              (REFCLK_FREQUENCY),
        .HIGH_PERFORMANCE_MODE         (HIGH_PERFORMANCE_MODE),
        .CLKIN_PERIOD                  (CLKIN_PERIOD),
        .CLKFBOUT_MULT                 (CLKFBOUT_MULT),
        .CLKFBOUT_MULT_REF             (CLKFBOUT_MULT_REF),
        .CLKFBOUT_DIV_REF              (CLKFBOUT_DIV_REF),
        .DIVCLK_DIVIDE                 (DIVCLK_DIVIDE),
        .CLKFBOUT_PHASE                (CLKFBOUT_PHASE),
        .SDCLK_PHASE                   (SDCLK_PHASE),
        .CLK_PHASE                     (CLK_PHASE),
        .CLK_DIV_PHASE                 (CLK_DIV_PHASE),
        .MCLK_PHASE                    (MCLK_PHASE),
        .REF_JITTER1                   (REF_JITTER1),
        .SS_EN                         (SS_EN),
        .SS_MODE                       (SS_MODE),
        .SS_MOD_PERIOD                 (SS_MOD_PERIOD),
        .CMD_PAUSE_BITS                (CMD_PAUSE_BITS),
        .CMD_DONE_BIT                  (CMD_DONE_BIT)
    ) mcontr_sequencer_i (
        .SDRST          (SDRST), // output
        .SDCLK          (SDCLK), // output
        .SDNCLK         (SDNCLK), // output
        .SDA            (SDA[14:0]), // output[14:0] // BUG with localparam - fixed
        .SDBA           (SDBA[2:0]), // output[2:0] 
        .SDWE           (SDWE), // output
        .SDRAS          (SDRAS), // output
        .SDCAS          (SDCAS), // output
        .SDCKE          (SDCKE), // output
        .SDODT          (SDODT), // output
        .SDD            (SDD[15:0]), // inout[15:0] 
        .SDDML          (SDDML), // inout
        .DQSL           (DQSL), // inout
        .NDQSL          (NDQSL), // inout
        .SDDMU          (SDDMU), // inout
        .DQSU           (DQSU), // inout
        .NDQSU          (NDQSU), // inout
        
        .clk_in         (clk_in), // axi_aclk), // input
        .rst_in         (rst_in), // axi_rst), // input TODO: move buffer outside?
        .mclk           (mclk), // output
Andrey Filippov's avatar
Andrey Filippov committed
922 923
        .mrst           (mrst), // input
        .locked         (locked), // output
924
        .ref_clk        (ref_clk), // output
Andrey Filippov's avatar
Andrey Filippov committed
925
        .idelay_ctrl_reset (idelay_ctrl_reset),
926
        
Andrey Filippov's avatar
Andrey Filippov committed
927 928 929 930 931
        .cmd0_clk       (cmd0_clk), // input
        .cmd0_we        (cmd0_we), // input
        .cmd0_addr      (cmd0_addr[9:0]), // input[9:0] 
        .cmd0_data      (cmd0_data[31:0]), // input[31:0] 

932
        .cmd1_clk       (mclk), // input
Andrey Filippov's avatar
Andrey Filippov committed
933 934 935
        .cmd1_we        (seq_wr), // input
        .cmd1_addr      (cmd_addr_cur), // input[9:0] 
        .cmd1_data      (seq_data), // input[31:0]
936 937 938

        .run_addr       (cmd_seq_addr[10:0]), // input[10:0] 
        .run_chn        (cmd_seq_chn[3:0]), // input[3:0] 
Andrey Filippov's avatar
Andrey Filippov committed
939 940
        .run_refresh    (cmd_seq_refresh), // input
        .run_seq        (cmd_seq_run), // input
Andrey Filippov's avatar
Andrey Filippov committed
941
        .run_done       (sequencer_run_done), // output
942 943
        .run_busy       (sequencer_run_busy), // output ASSUMING it is high next cycle after run_seq - TODO: verify - yes, if not mcontr_reset
        .mcontr_reset   (mcontr_reset), // output == ddr_reset that also resets sequencer  
944 945 946 947 948
        .cmd_ad         (cmd_ad), // input[7:0] 
        .cmd_stb        (cmd_stb), // input
        .status_ad      (status_ad_phy), // output[7:0] 
        .status_rq      (status_rq_phy), // output
        .status_start   (status_start_phy), // input
949
        .ext_buf_page_nxt (ext_buf_page_nxt),
950
        .ext_buf_rd     (ext_buf_rd), // output
951
        .ext_buf_rpage_nxt  (ext_buf_rpage_nxt), // output
952
//        .ext_buf_raddr  (ext_buf_raddr), // output[6:0] 
953
        .ext_buf_rchn   (ext_buf_rchn), // output[3:0] 
Andrey Filippov's avatar
Andrey Filippov committed
954
        .ext_buf_rrefresh(ext_buf_rrefresh), // output 
955
        .ext_buf_rrun   (ext_buf_rrun), // run read sequence (to be used with external buffer to set initial address
956 957
        .ext_buf_rdata  (ext_buf_rdata), // input[63:0] 
        .ext_buf_wr     (ext_buf_wr), // output
958
        .ext_buf_wpage_nxt  (ext_buf_wpage_nxt), // output[6:0] 
959
//        .ext_buf_waddr  (ext_buf_waddr), // output[6:0] 
960
        .ext_buf_wchn   (ext_buf_wchn), // output[3:0] 
961 962
        .ext_buf_wrefresh(ext_buf_wrefresh), // output
        .ext_buf_wrun   (ext_buf_wrun),     // @negedge,first cycle of sequencer run matching write delay 
963 964 965 966 967
        .ext_buf_wdata  (ext_buf_wdata), // output[63:0] 
        .tmp_debug      (tmp_debug) // output[11:0] 
    );

// Registering existing channel buffers I/Os
968
`ifdef def_enable_mem_chn0
Andrey Filippov's avatar
Andrey Filippov committed
969
    mcont_common_chnbuf_reg #( .CHN_NUMBER(0)) mcont_common_chnbuf_reg0_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
970 971
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done0),.page_nxt(page_nxt_chn0),.buf_run(buf_run0));
972
  `ifdef def_read_mem_chn0
Andrey Filippov's avatar
Andrey Filippov committed
973
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 0)) mcont_to_chnbuf_reg0_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
974 975
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn0),
976 977 978
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn0),.buf_run(buf_wrun0),.buf_wdata_chn(buf_wdata_chn0));
  `endif
  `ifdef def_write_mem_chn0
979
    wire [63:0] ext_buf_rdata0;
Andrey Filippov's avatar
Andrey Filippov committed
980
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 0),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg0_i (.rst(mrst),.clk(mclk),
981 982
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata0),.buf_rd_chn(buf_rd_chn0),.rpage_nxt(buf_rpage_nxt_chn0),.buf_rdata_chn(buf_rdata_chn0));
983 984 985
  `endif
`endif    

986
`ifdef def_enable_mem_chn1
Andrey Filippov's avatar
Andrey Filippov committed
987
    mcont_common_chnbuf_reg #( .CHN_NUMBER(1)) mcont_common_chnbuf_reg1_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
988 989
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done1),.page_nxt(page_nxt_chn1),.buf_run(buf_run1));
990
  `ifdef def_read_mem_chn1
Andrey Filippov's avatar
Andrey Filippov committed
991
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 1)) mcont_to_chnbuf_reg1_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
992 993
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn1),
994 995 996
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn1),.buf_run(buf_wrun1),.buf_wdata_chn(buf_wdata_chn1));
  `endif
  `ifdef def_write_mem_chn1
997
    wire [63:0] ext_buf_rdata1;
Andrey Filippov's avatar
Andrey Filippov committed
998
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 1),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg1_i (.rst(mrst),.clk(mclk),
999 1000
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata1),.buf_rd_chn(buf_rd_chn1),.rpage_nxt(buf_rpage_nxt_chn1),.buf_rdata_chn(buf_rdata_chn1));
1001 1002 1003
  `endif
`endif    

1004
`ifdef def_enable_mem_chn2
Andrey Filippov's avatar
Andrey Filippov committed
1005
    mcont_common_chnbuf_reg #( .CHN_NUMBER(2)) mcont_common_chnbuf_reg2_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1006 1007
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done2),.page_nxt(page_nxt_chn2),.buf_run(buf_run2));
1008
  `ifdef def_read_mem_chn2
Andrey Filippov's avatar
Andrey Filippov committed
1009
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 2)) mcont_to_chnbuf_reg2_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1010 1011
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn2),
1012 1013 1014
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn2),.buf_run(buf_wrun2),.buf_wdata_chn(buf_wdata_chn2));
  `endif
  `ifdef def_write_mem_chn2
1015
    wire [63:0] ext_buf_rdata2;
Andrey Filippov's avatar
Andrey Filippov committed
1016
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 2),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg2_i (.rst(mrst),.clk(mclk),
1017 1018
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata2),.buf_rd_chn(buf_rd_chn2),.rpage_nxt(buf_rpage_nxt_chn2),.buf_rdata_chn(buf_rdata_chn2));
1019 1020 1021
  `endif
`endif    

1022
`ifdef def_enable_mem_chn3
Andrey Filippov's avatar
Andrey Filippov committed
1023
    mcont_common_chnbuf_reg #( .CHN_NUMBER(3)) mcont_common_chnbuf_reg3_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1024 1025
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done3),.page_nxt(page_nxt_chn3),.buf_run(buf_run3));
1026
  `ifdef def_read_mem_chn3
Andrey Filippov's avatar
Andrey Filippov committed
1027
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 3)) mcont_to_chnbuf_reg3_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1028 1029
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn3),
1030 1031 1032
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn3),.buf_run(buf_wrun3),.buf_wdata_chn(buf_wdata_chn3));
  `endif
  `ifdef def_write_mem_chn3
1033
    wire [63:0] ext_buf_rdata3;
Andrey Filippov's avatar
Andrey Filippov committed
1034
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 3),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg3_i (.rst(mrst),.clk(mclk),
1035 1036
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata3),.buf_rd_chn(buf_rd_chn3),.rpage_nxt(buf_rpage_nxt_chn3),.buf_rdata_chn(buf_rdata_chn3));
1037 1038 1039
  `endif
`endif    

1040
`ifdef def_enable_mem_chn4
Andrey Filippov's avatar
Andrey Filippov committed
1041
    mcont_common_chnbuf_reg #( .CHN_NUMBER(4)) mcont_common_chnbuf_reg4_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1042 1043
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done4),.page_nxt(page_nxt_chn4),.buf_run(buf_run4));
1044
  `ifdef def_read_mem_chn4
Andrey Filippov's avatar
Andrey Filippov committed
1045
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 4)) mcont_to_chnbuf_reg4_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1046 1047
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn4),
1048 1049 1050
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn4),.buf_run(buf_wrun4),.buf_wdata_chn(buf_wdata_chn4));
  `endif
  `ifdef def_write_mem_chn4
1051
    wire [63:0] ext_buf_rdata4;
Andrey Filippov's avatar
Andrey Filippov committed
1052
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 4),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg4_i (.rst(mrst),.clk(mclk),
1053 1054
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata4),.buf_rd_chn(buf_rd_chn4),.rpage_nxt(buf_rpage_nxt_chn4),.buf_rdata_chn(buf_rdata_chn4));
1055 1056 1057
  `endif
`endif    

1058
`ifdef def_enable_mem_chn5
Andrey Filippov's avatar
Andrey Filippov committed
1059
    mcont_common_chnbuf_reg #( .CHN_NUMBER(5)) mcont_common_chnbuf_reg5_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1060 1061
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done5),.page_nxt(page_nxt_chn5),.buf_run(buf_run5));
1062
  `ifdef def_read_mem_chn5
Andrey Filippov's avatar
Andrey Filippov committed
1063
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 5)) mcont_to_chnbuf_reg5_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1064 1065
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn5),
1066 1067 1068
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn5),.buf_run(buf_wrun5),.buf_wdata_chn(buf_wdata_chn5));
  `endif
  `ifdef def_write_mem_chn5
1069
    wire [63:0] ext_buf_rdata5;
Andrey Filippov's avatar
Andrey Filippov committed
1070
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 5),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg5_i (.rst(mrst),.clk(mclk),
1071 1072
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata5),.buf_rd_chn(buf_rd_chn5),.rpage_nxt(buf_rpage_nxt_chn5),.buf_rdata_chn(buf_rdata_chn5));
1073 1074 1075
  `endif
`endif    

1076
`ifdef def_enable_mem_chn6
Andrey Filippov's avatar
Andrey Filippov committed
1077
    mcont_common_chnbuf_reg #( .CHN_NUMBER(6)) mcont_common_chnbuf_reg6_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1078 1079
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done6),.page_nxt(page_nxt_chn6),.buf_run(buf_run6));
1080
  `ifdef def_read_mem_chn6
Andrey Filippov's avatar
Andrey Filippov committed
1081
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 6)) mcont_to_chnbuf_reg6_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1082 1083
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn6),
1084 1085 1086
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn6),.buf_run(buf_wrun6),.buf_wdata_chn(buf_wdata_chn6));
  `endif
  `ifdef def_write_mem_chn6
1087
    wire [63:0] ext_buf_rdata6;
Andrey Filippov's avatar
Andrey Filippov committed
1088
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 6),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg6_i (.rst(mrst),.clk(mclk),
1089 1090
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata6),.buf_rd_chn(buf_rd_chn6),.rpage_nxt(buf_rpage_nxt_chn6),.buf_rdata_chn(buf_rdata_chn6));
1091 1092 1093
  `endif
`endif    

1094
`ifdef def_enable_mem_chn7
Andrey Filippov's avatar
Andrey Filippov committed
1095
    mcont_common_chnbuf_reg #( .CHN_NUMBER(7)) mcont_common_chnbuf_reg7_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1096 1097
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done7),.page_nxt(page_nxt_chn7),.buf_run(buf_run7));
1098
  `ifdef def_read_mem_chn7
Andrey Filippov's avatar
Andrey Filippov committed
1099
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 7)) mcont_to_chnbuf_reg7_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1100 1101
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn7),
1102 1103 1104
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn7),.buf_run(buf_wrun7),.buf_wdata_chn(buf_wdata_chn7));
  `endif
  `ifdef def_write_mem_chn7
1105
    wire [63:0] ext_buf_rdata7;
Andrey Filippov's avatar
Andrey Filippov committed
1106
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 7),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg7_i (.rst(mrst),.clk(mclk),
1107 1108
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata7),.buf_rd_chn(buf_rd_chn7),.rpage_nxt(buf_rpage_nxt_chn7),.buf_rdata_chn(buf_rdata_chn7));
1109 1110 1111
  `endif
`endif    

1112
`ifdef def_enable_mem_chn8
Andrey Filippov's avatar
Andrey Filippov committed
1113
    mcont_common_chnbuf_reg #( .CHN_NUMBER(8)) mcont_common_chnbuf_reg8_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1114 1115
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done8),.page_nxt(page_nxt_chn8),.buf_run(buf_run8));
1116
  `ifdef def_read_mem_chn8
Andrey Filippov's avatar
Andrey Filippov committed
1117
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 8)) mcont_to_chnbuf_reg8_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1118 1119
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn8),
1120 1121 1122
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn8),.buf_run(buf_wrun8),.buf_wdata_chn(buf_wdata_chn8));
  `endif
  `ifdef def_write_mem_chn8
1123
    wire [63:0] ext_buf_rdata8;
Andrey Filippov's avatar
Andrey Filippov committed
1124
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 8),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg8_i (.rst(mrst),.clk(mclk),
1125 1126
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata8),.buf_rd_chn(buf_rd_chn8),.rpage_nxt(buf_rpage_nxt_chn8),.buf_rdata_chn(buf_rdata_chn8));
1127 1128 1129
  `endif
`endif    

1130
`ifdef def_enable_mem_chn9
Andrey Filippov's avatar
Andrey Filippov committed
1131
    mcont_common_chnbuf_reg #( .CHN_NUMBER(9)) mcont_common_chnbuf_reg9_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1132 1133
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done9),.page_nxt(page_nxt_chn9),.buf_run(buf_run9));
1134
  `ifdef def_read_mem_chn9
Andrey Filippov's avatar
Andrey Filippov committed
1135
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 9)) mcont_to_chnbuf_reg9_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1136 1137
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn9),
1138 1139 1140
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn9),.buf_run(buf_wrun9),.buf_wdata_chn(buf_wdata_chn9));
  `endif
  `ifdef def_write_mem_chn9
1141
    wire [63:0] ext_buf_rdata9;
Andrey Filippov's avatar
Andrey Filippov committed
1142
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 9),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg9_i (.rst(mrst),.clk(mclk),
1143 1144
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata9),.buf_rd_chn(buf_rd_chn9),.rpage_nxt(buf_rpage_nxt_chn9),.buf_rdata_chn(buf_rdata_chn9));
1145 1146 1147
  `endif
`endif    

1148
`ifdef def_enable_mem_chn10
Andrey Filippov's avatar
Andrey Filippov committed
1149
    mcont_common_chnbuf_reg #( .CHN_NUMBER(10)) mcont_common_chnbuf_reg10_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1150 1151
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done10),.page_nxt(page_nxt_chn10),.buf_run(buf_run10));
1152
  `ifdef def_read_mem_chn10
Andrey Filippov's avatar
Andrey Filippov committed
1153
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 10)) mcont_to_chnbuf_reg10_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1154 1155
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn10),
1156 1157 1158
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn10),.buf_run(buf_wrun10),.buf_wdata_chn(buf_wdata_chn10));
  `endif
  `ifdef def_write_mem_chn10
1159
    wire [63:0] ext_buf_rdata10;
Andrey Filippov's avatar
Andrey Filippov committed
1160
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 10),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg10_i (.rst(mrst),.clk(mclk),
1161 1162
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata10),.buf_rd_chn(buf_rd_chn10),.rpage_nxt(buf_rpage_nxt_chn10),.buf_rdata_chn(buf_rdata_chn10));
1163 1164 1165
  `endif
`endif    

1166
`ifdef def_enable_mem_chn11
Andrey Filippov's avatar
Andrey Filippov committed
1167
    mcont_common_chnbuf_reg #( .CHN_NUMBER(11)) mcont_common_chnbuf_reg11_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),
1168 1169
        .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_page_nxt(ext_buf_page_nxt),.seq_done(sequencer_run_done), .ext_buf_run(ext_buf_rrun),
        .buf_done(seq_done11),.page_nxt(page_nxt_chn11),.buf_run(buf_run11));
1170
  `ifdef def_read_mem_chn11
Andrey Filippov's avatar
Andrey Filippov committed
1171
    mcont_to_chnbuf_reg #(.CHN_NUMBER( 11)) mcont_to_chnbuf_reg11_i(.rst(mrst),.clk(mclk),.ext_buf_wr(ext_buf_wr),
1172 1173
        .ext_buf_wpage_nxt(ext_buf_wpage_nxt),.ext_buf_wchn(ext_buf_wchn), .ext_buf_wrefresh(ext_buf_wrefresh),
        .ext_buf_wrun(ext_buf_wrun),.ext_buf_wdata(ext_buf_wdata),.buf_wr_chn(buf_wr_chn11),
1174 1175 1176
        .buf_wpage_nxt_chn(buf_wpage_nxt_chn11),.buf_run(buf_wrun11),.buf_wdata_chn(buf_wdata_chn11));
  `endif
  `ifdef def_write_mem_chn11
1177
    wire [63:0] ext_buf_rdata11;
Andrey Filippov's avatar
Andrey Filippov committed
1178
    mcont_from_chnbuf_reg #(.CHN_NUMBER( 11),.CHN_LATENCY(CHNBUF_READ_LATENCY)) mcont_from_chnbuf_reg11_i (.rst(mrst),.clk(mclk),
1179 1180
        .ext_buf_rd(ext_buf_rd),.ext_buf_rchn(ext_buf_rchn), .ext_buf_rrefresh(ext_buf_rrefresh),.ext_buf_rpage_nxt(ext_buf_rpage_nxt),
        .ext_buf_rdata(ext_buf_rdata11),.buf_rd_chn(buf_rd_chn11),.rpage_nxt(buf_rpage_nxt_chn11),.buf_rdata_chn(buf_rdata_chn11));
1181 1182 1183
  `endif
`endif    

1184
`ifdef def_enable_mem_chn12
Andrey Filippov's avatar
Andrey Filippov committed
1185
    mcont_common_chnbuf_reg #( .CHN_NUMBER(12)) mcont_common_chnbuf_reg12_i(.rst(mrst),.clk(mclk), .ext_buf_rchn(ext_buf_rchn),