Commit 851608a0 authored by Andrey Filippov's avatar Andrey Filippov

added VDT plugin project settings

parent f5c2e000
FPGA_project_0_SimulationTopFile=x353_1.tf
FPGA_project_1_SimulationTopModule=testbench353
FPGA_project_2_ImplementationTopFile=x353.v
FPGA_project_4_part=xc3s1200eft256-4
com.elphel.store.context.FPGA_project=FPGA_project_2_ImplementationTopFile<-@\#\#@->FPGA_project_0_SimulationTopFile<-@\#\#@->FPGA_project_1_SimulationTopModule<-@\#\#@->FPGA_project_4_part<-@\#\#@->
eclipse.preferences.version=1
ISEMap_131_cover_mode=speed
ISEMap_141_overall_effor_level=high
ISEMap_96_speed_grade=4
com.elphel.store.context.ISEMap=ISEMap_96_speed_grade<-@\#\#@->ISEMap_131_cover_mode<-@\#\#@->ISEMap_141_overall_effor_level<-@\#\#@->
eclipse.preferences.version=1
ISENGDBuild_96_speed_grade=4
com.elphel.store.context.ISENGDBuild=ISENGDBuild_96_speed_grade<-@\#\#@->
eclipse.preferences.version=1
ISEPAR_96_speed_grade=4
com.elphel.store.context.ISEPAR=ISEPAR_96_speed_grade<-@\#\#@->
eclipse.preferences.version=1
ISEPartgen_123_p_option=false
ISEPartgen_124_v_option=true
ISEPartgen_127_info=false
ISEPartgen_129_useRedirect=false
ISEPartgen_96_speed_grade=4
com.elphel.store.context.ISEPartgen=ISEPartgen_123_p_option<-@\#\#@->ISEPartgen_124_v_option<-@\#\#@->ISEPartgen_127_info<-@\#\#@->ISEPartgen_129_useRedirect<-@\#\#@->ISEPartgen_96_speed_grade<-@\#\#@->
eclipse.preferences.version=1
ISEReportGen_127_pad=true
com.elphel.store.context.ISEReportGen=ISEReportGen_127_pad<-@\#\#@->
eclipse.preferences.version=1
ISExst_123_use_new_parser=no
ISExst_149_keep_hierarchy=soft
ISExst_189_constraints=x353.xcf
ISExst_190_constraints=x353.xcf
com.elphel.store.context.ISExst=ISExst_149_keep_hierarchy<-@\#\#@->ISExst_189_constraints<-@\#\#@->ISExst_123_use_new_parser<-@\#\#@->ISExst_190_constraints<-@\#\#@->
eclipse.preferences.version=1
com.elphel.store.context.iverilog=iverilog_100_TopModulesOther<-@\#\#@->iverilog_102_ExtraFiles<-@\#\#@->iverilog_103_IncludeDir<-@\#\#@->iverilog_117_GTKWaveSavFile<-@\#\#@->iverilog_96_Param_Exe<-@\#\#@->iverilog_97_VVP_Exe<-@\#\#@->iverilog_98_GtkWave_Exe<-@\#\#@->iverilog_108_ShowNoProblem<-@\#\#@->iverilog_111_SaveLogsPreprocessor<-@\#\#@->iverilog_112_SaveLogsSimulator<-@\#\#@->
eclipse.preferences.version=1
iverilog_100_TopModulesOther=glbl<-@\#\#@->
iverilog_102_ExtraFiles=glbl.v<-@\#\#@->
iverilog_103_IncludeDir=${verilog_project_loc}/ddr<-@\#\#@->
iverilog_108_ShowNoProblem=true
iverilog_111_SaveLogsPreprocessor=true
iverilog_112_SaveLogsSimulator=true
iverilog_117_GTKWaveSavFile=${verilog_project_loc}/x353_1.sav
iverilog_96_Param_Exe=/usr/local/bin/iverilog
iverilog_97_VVP_Exe=/usr/local/bin/vvp
iverilog_98_GtkWave_Exe=/usr/local/bin/gtkwave
com.elphel.store.context.=com.elphel.vdt.PROJECT_DESING_MENU<-@\#\#@->
com.elphel.vdt.PROJECT_DESING_MENU=MainDesignMenu
eclipse.preferences.version=1
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment