Skip to content

V
vdt-plugin
Commit f84bf403 authored by Andrey Filippov's avatar Andrey Filippov
Browse files
Options

Update README.md

parent 6a2fdc57
Show whitespace changes
Inline Side-by-side
Showing with 4 additions and 2 deletions
README.md
View file @ f84bf403
...@@ -266,8 +266,10 @@ and press F5 key or right-click -> Refresh ...@@ -266,8 +266,10 @@ and press F5 key or right-click -> Refresh
``` ```
Design Menu -> Verilog Development tools -> Icarus Verilog simulator Design Menu -> Verilog Development tools -> Icarus Verilog simulator
``` ```
If everything will work correctly, Icarus will compile and simulate the design (some warnings in the beginning are not fixed yet). After that GTKWave will If you get many errors "Unknown module type", you may need to refresh the project (press F5) after adding unisims library
open the simulation results. files.
If everything will work correctly, Icarus will compile and simulate the design (some warnings in the beginning are not fixed yet). After that GTKWave will open the simulation results.
In the case of problems you may get more verbose output in the console if you right-click on the In the case of problems you may get more verbose output in the console if you right-click on the
*Icarus Verilog Simulator*, select *Tool parameters*, open *Options tab* and check *Show output *Icarus Verilog Simulator*, select *Tool parameters*, open *Options tab* and check *Show output
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment