Skip to content

V
vdt-plugin
Commit 99776ee7 authored by Andrey Filippov's avatar Andrey Filippov
Browse files
Options

updated template and design menu

parent a38e3161
Show whitespace changes
Inline Side-by-side
Showing with 71 additions and 66 deletions
templates/verilog.xml
View file @ 99776ee7
...@@ -148,13 +148,18 @@ endmodule ...@@ -148,13 +148,18 @@ endmodule
enabled="true" enabled="true"
id="com.elphel.vdt.veditor.templates.verilog.newFile.GPL" id="com.elphel.vdt.veditor.templates.verilog.newFile.GPL"
name="Verilog GPL File" name="Verilog GPL File"
>/******************************************************************************* >/!
* Module: ${modulename} * <b>Module:</b> ${modulename}
* Date:${year}-${month}-${day} * @file ${modulename}.v
* Author: ${user} * @date ${year}-${month}-${day}
* Description: ${brief} * @author ${user}
*
* @brief ${brief}
*
* @copyright Copyright (c) ${year} <set up in Preferences-Verilog/VHDL Editor-Templates> .
*
* <b>License </b>
* *
* Copyright (c) ${year} <set up in Preferences-Verilog/VHDL Editor-Templates> .
* ${modulename}.v is free software; you can redistribute it and/or modify * ${modulename}.v is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by * it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or * the Free Software Foundation, either version 3 of the License, or
...@@ -180,7 +185,7 @@ endmodule ...@@ -180,7 +185,7 @@ endmodule
* the combined code. This permission applies to you if the distributed code * the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it * contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs. * with at least one of the Free Software programs.
*******************************************************************************/ */
`timescale 1ns/1ps `timescale 1ns/1ps
module ${modulename}( module ${modulename}(
......
tools/DesignMenu.xml
View file @ 99776ee7
...@@ -28,12 +28,11 @@ ...@@ -28,12 +28,11 @@
--> -->
<vdt-project> <vdt-project>
<menu name="MainDesignMenu" <menu name="MainDesignMenu"
label="Design Menu" label="Verilog Tools Menu"
icon="sample.gif" icon="setup.png"
tip="This is a common menu that contains common items"> tip="Launch Verilog simulation and synthesis tools">
<menu name="Verilog" <menu name="Verilog"
label="Verilog Development Tools" label="Simulation"
icon="newmod_wiz.gif"> icon="newmod_wiz.gif">
<menuitem name="IVerilog" <menuitem name="IVerilog"
label="Icarus Verilog Simulator" label="Icarus Verilog Simulator"
...@@ -45,59 +44,6 @@ ...@@ -45,59 +44,6 @@
icon="gtkwave.ico" icon="gtkwave.ico"
call="iverilog"/> call="iverilog"/>
</menu> </menu>
<menu name="ISE"
label="ISE Tools"
icon="ise_logo.png">
<menu name="ISE_utils"
label="ISE utilities"
icon="setup.png">
<menuitem name="ISECopyUnisims"
label="Copy Xilinx ISE primitives library to the local project"
icon="copy.png"
call="ISEUnisims"/>
<menuitem name="ISEPartgen"
label="Run ISE partgen"
icon="bitstream.png"
call="ISEPartgen"/>
</menu>
<menuitem name="ISE Server"
label="Start remote ISE session"
icon="door_in.png"
call="ISE"/>
<menuitem name="ISESynthesis"
label="Synthesize design"
icon="Retort.png"
call="ISExst"/>
<menuitem name="ISENGDBuild"
label="Run NGDBuild"
icon="opt_blue.png"
call="ISENGDBuild"/>
<menuitem name="ISEMap"
label="Map design"
icon="map_icon.png"
call="ISEMap"/>
<menuitem name="ISETraceMap"
label="Report post-map timing"
icon="clock.png"
call="ISETraceMap"/>
<menuitem name="ISEPAR"
label="Place &amp; route design" icon="route66.png"
call="ISEPAR"/>
<menuitem name="ISETracePAR"
label="Report post-implementation timing"
icon="clock.png"
call="ISETracePAR"/>
<menuitem name="ISEReportGen"
label="Generate reports"
icon="source_attach_attrib.gif"
call="ISEReportGen"/>
<menuitem name="ISEBitgen"
label="Generate bitstream file(s)n"
icon="bitstream.png"
call="ISEBitgen"/>
</menu>
<menu name="Vivado" <menu name="Vivado"
label="Vivado Tools" label="Vivado Tools"
icon="vivado_logo.png"> icon="vivado_logo.png">
...@@ -182,6 +128,60 @@ ...@@ -182,6 +128,60 @@
icon="bitstream.png" icon="bitstream.png"
call="VivadoBitstream"/> call="VivadoBitstream"/>
</menu> </menu>
<menu name="ISE"
label="ISE Tools"
icon="ise_logo.png">
<menu name="ISE_utils"
label="ISE utilities"
icon="setup.png">
<menuitem name="ISECopyUnisims"
label="Copy Xilinx ISE primitives library to the local project"
icon="copy.png"
call="ISEUnisims"/>
<menuitem name="ISEPartgen"
label="Run ISE partgen"
icon="bitstream.png"
call="ISEPartgen"/>
</menu>
<menuitem name="ISE Server"
label="Start remote ISE session"
icon="door_in.png"
call="ISE"/>
<menuitem name="ISESynthesis"
label="Synthesize design"
icon="Retort.png"
call="ISExst"/>
<menuitem name="ISENGDBuild"
label="Run NGDBuild"
icon="opt_blue.png"
call="ISENGDBuild"/>
<menuitem name="ISEMap"
label="Map design"
icon="map_icon.png"
call="ISEMap"/>
<menuitem name="ISETraceMap"
label="Report post-map timing"
icon="clock.png"
call="ISETraceMap"/>
<menuitem name="ISEPAR"
label="Place &amp; route design" icon="route66.png"
call="ISEPAR"/>
<menuitem name="ISETracePAR"
label="Report post-implementation timing"
icon="clock.png"
call="ISETracePAR"/>
<menuitem name="ISEReportGen"
label="Generate reports"
icon="source_attach_attrib.gif"
call="ISEReportGen"/>
<menuitem name="ISEBitgen"
label="Generate bitstream file(s)n"
icon="bitstream.png"
call="ISEBitgen"/>
</menu>
<menu name="Quartus" <menu name="Quartus"
label="Quartus tools" label="Quartus tools"
icon="quartus16x16.png"> icon="quartus16x16.png">
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment