oc_jpegencode
1.0
JPEGencoder
|
Static Public Member Functions |
Always Constructs | |
ALWAYS_107 | ( clk ) |
ALWAYS_108 | ( clk ) |
ALWAYS_109 | ( clk ) |
ALWAYS_110 | ( clk ) |
ALWAYS_111 | ( clk ) |
ALWAYS_112 | ( clk ) |
ALWAYS_113 | ( clk ) |
ALWAYS_114 | ( clk ) |
ALWAYS_115 | ( clk ) |
ALWAYS_116 | ( clk ) |
ALWAYS_117 | ( clk ) |
ALWAYS_118 | ( clk ) |
ALWAYS_119 | ( clk ) |
ALWAYS_120 | ( clk ) |
ALWAYS_121 | ( clk ) |
ALWAYS_122 | ( clk ) |
ALWAYS_123 | ( clk ) |
ALWAYS_124 | ( clk ) |
ALWAYS_125 | ( clk ) |
ALWAYS_126 | ( clk ) |
ALWAYS_127 | ( clk ) |
ALWAYS_128 | ( clk ) |
ALWAYS_129 | ( clk ) |
ALWAYS_130 | ( clk ) |
ALWAYS_131 | ( clk ) |
ALWAYS_132 | ( clk ) |
ALWAYS_133 | ( clk ) |
ALWAYS_134 | ( clk ) |
ALWAYS_135 | ( clk ) |
ALWAYS_136 | ( clk ) |
ALWAYS_137 | ( clk ) |
ALWAYS_138 | ( clk ) |
Public Attributes |
Inputs | |
clk | |
rst | |
enable | |
data_in | [ 7 : 0 ] |
Outputs | |
Z11_final | [ 10 : 0 ] |
Z12_final | [ 10 : 0 ] |
Z13_final | [ 10 : 0 ] |
Z14_final | [ 10 : 0 ] |
Z15_final | [ 10 : 0 ] |
Z16_final | [ 10 : 0 ] |
Z17_final | [ 10 : 0 ] |
Z18_final | [ 10 : 0 ] |
Z21_final | [ 10 : 0 ] |
Z22_final | [ 10 : 0 ] |
Z23_final | [ 10 : 0 ] |
Z24_final | [ 10 : 0 ] |
Z25_final | [ 10 : 0 ] |
Z26_final | [ 10 : 0 ] |
Z27_final | [ 10 : 0 ] |
Z28_final | [ 10 : 0 ] |
Z31_final | [ 10 : 0 ] |
Z32_final | [ 10 : 0 ] |
Z33_final | [ 10 : 0 ] |
Z34_final | [ 10 : 0 ] |
Z35_final | [ 10 : 0 ] |
Z36_final | [ 10 : 0 ] |
Z37_final | [ 10 : 0 ] |
Z38_final | [ 10 : 0 ] |
Z41_final | [ 10 : 0 ] |
Z42_final | [ 10 : 0 ] |
Z43_final | [ 10 : 0 ] |
Z44_final | [ 10 : 0 ] |
Z45_final | [ 10 : 0 ] |
Z46_final | [ 10 : 0 ] |
Z47_final | [ 10 : 0 ] |
Z48_final | [ 10 : 0 ] |
Z51_final | [ 10 : 0 ] |
Z52_final | [ 10 : 0 ] |
Z53_final | [ 10 : 0 ] |
Z54_final | [ 10 : 0 ] |
Z55_final | [ 10 : 0 ] |
Z56_final | [ 10 : 0 ] |
Z57_final | [ 10 : 0 ] |
Z58_final | [ 10 : 0 ] |
Z61_final | [ 10 : 0 ] |
Z62_final | [ 10 : 0 ] |
Z63_final | [ 10 : 0 ] |
Z64_final | [ 10 : 0 ] |
Z65_final | [ 10 : 0 ] |
Z66_final | [ 10 : 0 ] |
Z67_final | [ 10 : 0 ] |
Z68_final | [ 10 : 0 ] |
Z71_final | [ 10 : 0 ] |
Z72_final | [ 10 : 0 ] |
Z73_final | [ 10 : 0 ] |
Z74_final | [ 10 : 0 ] |
Z75_final | [ 10 : 0 ] |
Z76_final | [ 10 : 0 ] |
Z77_final | [ 10 : 0 ] |
Z78_final | [ 10 : 0 ] |
Z81_final | [ 10 : 0 ] |
Z82_final | [ 10 : 0 ] |
Z83_final | [ 10 : 0 ] |
Z84_final | [ 10 : 0 ] |
Z85_final | [ 10 : 0 ] |
Z86_final | [ 10 : 0 ] |
Z87_final | [ 10 : 0 ] |
Z88_final | [ 10 : 0 ] |
output_enable |
Signals | |
integer | T1 |
integer | T21 |
integer | T22 |
integer | T23 |
integer | T24 |
integer | T25 |
integer | T26 |
integer | T27 |
integer | T28 |
integer | T31 |
integer | T32 |
integer | T33 |
integer | T34 |
integer | T52 |
integer | Ti1 |
integer | Ti21 |
integer | Ti22 |
integer | Ti23 |
integer | Ti24 |
integer | Ti25 |
integer | Ti26 |
integer | Ti27 |
integer | Ti28 |
integer | Ti31 |
integer | Ti32 |
integer | Ti33 |
integer | Ti34 |
integer | Ti52 |
reg[ 24 : 0 ] | Cb_temp_11 |
reg[ 24 : 0 ] | Cb11 |
reg[ 24 : 0 ] | Cb21 |
reg[ 24 : 0 ] | Cb31 |
reg[ 24 : 0 ] | Cb41 |
reg[ 24 : 0 ] | Cb51 |
reg[ 24 : 0 ] | Cb61 |
reg[ 24 : 0 ] | Cb71 |
reg[ 24 : 0 ] | Cb81 |
reg[ 24 : 0 ] | Cb11_final |
reg[ 31 : 0 ] | Cb_temp_21 |
reg[ 31 : 0 ] | Cb_temp_31 |
reg[ 31 : 0 ] | Cb_temp_41 |
reg[ 31 : 0 ] | Cb_temp_51 |
reg[ 31 : 0 ] | Cb_temp_61 |
reg[ 31 : 0 ] | Cb_temp_71 |
reg[ 31 : 0 ] | Cb_temp_81 |
reg[ 31 : 0 ] | Z_temp_11 |
reg[ 31 : 0 ] | Z_temp_12 |
reg[ 31 : 0 ] | Z_temp_13 |
reg[ 31 : 0 ] | Z_temp_14 |
reg[ 31 : 0 ] | Z_temp_15 |
reg[ 31 : 0 ] | Z_temp_16 |
reg[ 31 : 0 ] | Z_temp_17 |
reg[ 31 : 0 ] | Z_temp_18 |
reg[ 31 : 0 ] | Z_temp_21 |
reg[ 31 : 0 ] | Z_temp_22 |
reg[ 31 : 0 ] | Z_temp_23 |
reg[ 31 : 0 ] | Z_temp_24 |
reg[ 31 : 0 ] | Z_temp_25 |
reg[ 31 : 0 ] | Z_temp_26 |
reg[ 31 : 0 ] | Z_temp_27 |
reg[ 31 : 0 ] | Z_temp_28 |
reg[ 31 : 0 ] | Z_temp_31 |
reg[ 31 : 0 ] | Z_temp_32 |
reg[ 31 : 0 ] | Z_temp_33 |
reg[ 31 : 0 ] | Z_temp_34 |
reg[ 31 : 0 ] | Z_temp_35 |
reg[ 31 : 0 ] | Z_temp_36 |
reg[ 31 : 0 ] | Z_temp_37 |
reg[ 31 : 0 ] | Z_temp_38 |
reg[ 31 : 0 ] | Z_temp_41 |
reg[ 31 : 0 ] | Z_temp_42 |
reg[ 31 : 0 ] | Z_temp_43 |
reg[ 31 : 0 ] | Z_temp_44 |
reg[ 31 : 0 ] | Z_temp_45 |
reg[ 31 : 0 ] | Z_temp_46 |
reg[ 31 : 0 ] | Z_temp_47 |
reg[ 31 : 0 ] | Z_temp_48 |
reg[ 31 : 0 ] | Z_temp_51 |
reg[ 31 : 0 ] | Z_temp_52 |
reg[ 31 : 0 ] | Z_temp_53 |
reg[ 31 : 0 ] | Z_temp_54 |
reg[ 31 : 0 ] | Z_temp_55 |
reg[ 31 : 0 ] | Z_temp_56 |
reg[ 31 : 0 ] | Z_temp_57 |
reg[ 31 : 0 ] | Z_temp_58 |
reg[ 31 : 0 ] | Z_temp_61 |
reg[ 31 : 0 ] | Z_temp_62 |
reg[ 31 : 0 ] | Z_temp_63 |
reg[ 31 : 0 ] | Z_temp_64 |
reg[ 31 : 0 ] | Z_temp_65 |
reg[ 31 : 0 ] | Z_temp_66 |
reg[ 31 : 0 ] | Z_temp_67 |
reg[ 31 : 0 ] | Z_temp_68 |
reg[ 31 : 0 ] | Z_temp_71 |
reg[ 31 : 0 ] | Z_temp_72 |
reg[ 31 : 0 ] | Z_temp_73 |
reg[ 31 : 0 ] | Z_temp_74 |
reg[ 31 : 0 ] | Z_temp_75 |
reg[ 31 : 0 ] | Z_temp_76 |
reg[ 31 : 0 ] | Z_temp_77 |
reg[ 31 : 0 ] | Z_temp_78 |
reg[ 31 : 0 ] | Z_temp_81 |
reg[ 31 : 0 ] | Z_temp_82 |
reg[ 31 : 0 ] | Z_temp_83 |
reg[ 31 : 0 ] | Z_temp_84 |
reg[ 31 : 0 ] | Z_temp_85 |
reg[ 31 : 0 ] | Z_temp_86 |
reg[ 31 : 0 ] | Z_temp_87 |
reg[ 31 : 0 ] | Z_temp_88 |
reg[ 24 : 0 ] | Z11 |
reg[ 24 : 0 ] | Z12 |
reg[ 24 : 0 ] | Z13 |
reg[ 24 : 0 ] | Z14 |
reg[ 24 : 0 ] | Z15 |
reg[ 24 : 0 ] | Z16 |
reg[ 24 : 0 ] | Z17 |
reg[ 24 : 0 ] | Z18 |
reg[ 24 : 0 ] | Z21 |
reg[ 24 : 0 ] | Z22 |
reg[ 24 : 0 ] | Z23 |
reg[ 24 : 0 ] | Z24 |
reg[ 24 : 0 ] | Z25 |
reg[ 24 : 0 ] | Z26 |
reg[ 24 : 0 ] | Z27 |
reg[ 24 : 0 ] | Z28 |
reg[ 24 : 0 ] | Z31 |
reg[ 24 : 0 ] | Z32 |
reg[ 24 : 0 ] | Z33 |
reg[ 24 : 0 ] | Z34 |
reg[ 24 : 0 ] | Z35 |
reg[ 24 : 0 ] | Z36 |
reg[ 24 : 0 ] | Z37 |
reg[ 24 : 0 ] | Z38 |
reg[ 24 : 0 ] | Z41 |
reg[ 24 : 0 ] | Z42 |
reg[ 24 : 0 ] | Z43 |
reg[ 24 : 0 ] | Z44 |
reg[ 24 : 0 ] | Z45 |
reg[ 24 : 0 ] | Z46 |
reg[ 24 : 0 ] | Z47 |
reg[ 24 : 0 ] | Z48 |
reg[ 24 : 0 ] | Z51 |
reg[ 24 : 0 ] | Z52 |
reg[ 24 : 0 ] | Z53 |
reg[ 24 : 0 ] | Z54 |
reg[ 24 : 0 ] | Z55 |
reg[ 24 : 0 ] | Z56 |
reg[ 24 : 0 ] | Z57 |
reg[ 24 : 0 ] | Z58 |
reg[ 24 : 0 ] | Z61 |
reg[ 24 : 0 ] | Z62 |
reg[ 24 : 0 ] | Z63 |
reg[ 24 : 0 ] | Z64 |
reg[ 24 : 0 ] | Z65 |
reg[ 24 : 0 ] | Z66 |
reg[ 24 : 0 ] | Z67 |
reg[ 24 : 0 ] | Z68 |
reg[ 24 : 0 ] | Z71 |
reg[ 24 : 0 ] | Z72 |
reg[ 24 : 0 ] | Z73 |
reg[ 24 : 0 ] | Z74 |
reg[ 24 : 0 ] | Z75 |
reg[ 24 : 0 ] | Z76 |
reg[ 24 : 0 ] | Z77 |
reg[ 24 : 0 ] | Z78 |
reg[ 24 : 0 ] | Z81 |
reg[ 24 : 0 ] | Z82 |
reg[ 24 : 0 ] | Z83 |
reg[ 24 : 0 ] | Z84 |
reg[ 24 : 0 ] | Z85 |
reg[ 24 : 0 ] | Z86 |
reg[ 24 : 0 ] | Z87 |
reg[ 24 : 0 ] | Z88 |
reg[ 31 : 0 ] | Cb11_final_2 |
reg[ 31 : 0 ] | Cb21_final_2 |
reg[ 31 : 0 ] | Cb11_final_3 |
reg[ 31 : 0 ] | Cb11_final_4 |
reg[ 31 : 0 ] | Cb31_final_2 |
reg[ 31 : 0 ] | Cb41_final_2 |
reg[ 31 : 0 ] | Cb51_final_2 |
reg[ 31 : 0 ] | Cb61_final_2 |
reg[ 31 : 0 ] | Cb71_final_2 |
reg[ 31 : 0 ] | Cb81_final_2 |
reg[ 10 : 0 ] | Cb11_final_1 |
reg[ 10 : 0 ] | Cb21_final_1 |
reg[ 10 : 0 ] | Cb31_final_1 |
reg[ 10 : 0 ] | Cb41_final_1 |
reg[ 10 : 0 ] | Cb51_final_1 |
reg[ 10 : 0 ] | Cb61_final_1 |
reg[ 10 : 0 ] | Cb71_final_1 |
reg[ 10 : 0 ] | Cb81_final_1 |
reg[ 24 : 0 ] | Cb21_final |
reg[ 24 : 0 ] | Cb31_final |
reg[ 24 : 0 ] | Cb41_final |
reg[ 24 : 0 ] | Cb51_final |
reg[ 24 : 0 ] | Cb61_final |
reg[ 24 : 0 ] | Cb71_final |
reg[ 24 : 0 ] | Cb81_final |
reg[ 24 : 0 ] | Cb21_final_prev |
reg[ 24 : 0 ] | Cb21_final_diff |
reg[ 24 : 0 ] | Cb31_final_prev |
reg[ 24 : 0 ] | Cb31_final_diff |
reg[ 24 : 0 ] | Cb41_final_prev |
reg[ 24 : 0 ] | Cb41_final_diff |
reg[ 24 : 0 ] | Cb51_final_prev |
reg[ 24 : 0 ] | Cb51_final_diff |
reg[ 24 : 0 ] | Cb61_final_prev |
reg[ 24 : 0 ] | Cb61_final_diff |
reg[ 24 : 0 ] | Cb71_final_prev |
reg[ 24 : 0 ] | Cb71_final_diff |
reg[ 24 : 0 ] | Cb81_final_prev |
reg[ 24 : 0 ] | Cb81_final_diff |
reg[ 10 : 0 ] | Z11_final |
reg[ 10 : 0 ] | Z12_final |
reg[ 10 : 0 ] | Z13_final |
reg[ 10 : 0 ] | Z14_final |
reg[ 10 : 0 ] | Z15_final |
reg[ 10 : 0 ] | Z16_final |
reg[ 10 : 0 ] | Z17_final |
reg[ 10 : 0 ] | Z18_final |
reg[ 10 : 0 ] | Z21_final |
reg[ 10 : 0 ] | Z22_final |
reg[ 10 : 0 ] | Z23_final |
reg[ 10 : 0 ] | Z24_final |
reg[ 10 : 0 ] | Z25_final |
reg[ 10 : 0 ] | Z26_final |
reg[ 10 : 0 ] | Z27_final |
reg[ 10 : 0 ] | Z28_final |
reg[ 10 : 0 ] | Z31_final |
reg[ 10 : 0 ] | Z32_final |
reg[ 10 : 0 ] | Z33_final |
reg[ 10 : 0 ] | Z34_final |
reg[ 10 : 0 ] | Z35_final |
reg[ 10 : 0 ] | Z36_final |
reg[ 10 : 0 ] | Z37_final |
reg[ 10 : 0 ] | Z38_final |
reg[ 10 : 0 ] | Z41_final |
reg[ 10 : 0 ] | Z42_final |
reg[ 10 : 0 ] | Z43_final |
reg[ 10 : 0 ] | Z44_final |
reg[ 10 : 0 ] | Z45_final |
reg[ 10 : 0 ] | Z46_final |
reg[ 10 : 0 ] | Z47_final |
reg[ 10 : 0 ] | Z48_final |
reg[ 10 : 0 ] | Z51_final |
reg[ 10 : 0 ] | Z52_final |
reg[ 10 : 0 ] | Z53_final |
reg[ 10 : 0 ] | Z54_final |
reg[ 10 : 0 ] | Z55_final |
reg[ 10 : 0 ] | Z56_final |
reg[ 10 : 0 ] | Z57_final |
reg[ 10 : 0 ] | Z58_final |
reg[ 10 : 0 ] | Z61_final |
reg[ 10 : 0 ] | Z62_final |
reg[ 10 : 0 ] | Z63_final |
reg[ 10 : 0 ] | Z64_final |
reg[ 10 : 0 ] | Z65_final |
reg[ 10 : 0 ] | Z66_final |
reg[ 10 : 0 ] | Z67_final |
reg[ 10 : 0 ] | Z68_final |
reg[ 10 : 0 ] | Z71_final |
reg[ 10 : 0 ] | Z72_final |
reg[ 10 : 0 ] | Z73_final |
reg[ 10 : 0 ] | Z74_final |
reg[ 10 : 0 ] | Z75_final |
reg[ 10 : 0 ] | Z76_final |
reg[ 10 : 0 ] | Z77_final |
reg[ 10 : 0 ] | Z78_final |
reg[ 10 : 0 ] | Z81_final |
reg[ 10 : 0 ] | Z82_final |
reg[ 10 : 0 ] | Z83_final |
reg[ 10 : 0 ] | Z84_final |
reg[ 10 : 0 ] | Z85_final |
reg[ 10 : 0 ] | Z86_final |
reg[ 10 : 0 ] | Z87_final |
reg[ 10 : 0 ] | Z88_final |
reg[ 2 : 0 ] | count |
reg[ 2 : 0 ] | count_of |
reg[ 2 : 0 ] | count_of_copy |
reg | count_1 |
reg | count_3 |
reg | count_4 |
reg | count_5 |
reg | count_6 |
reg | count_7 |
reg | count_8 |
reg | enable_1 |
reg | output_enable |
reg | count_9 |
reg | count_10 |
reg[ 7 : 0 ] | data_1 |
integer | Cb2_mul_input |
integer | Cb3_mul_input |
integer | Cb4_mul_input |
integer | Cb5_mul_input |
integer | Cb6_mul_input |
integer | Cb7_mul_input |
integer | Cb8_mul_input |
integer | Ti2_mul_input |
integer | Ti3_mul_input |
integer | Ti4_mul_input |
integer | Ti5_mul_input |
integer | Ti6_mul_input |
integer | Ti7_mul_input |
integer | Ti8_mul_input |
|
Output |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |
|
Signal |