Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
K
kicad-source-mirror
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
kicad-source-mirror
Commits
30ecdbea
Commit
30ecdbea
authored
Feb 21, 2012
by
Dick Hollenbeck
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fix infinite loop while generating drill file, bug introduced in 3419
parent
477e98dc
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
gen_holes_and_tools_lists_for_drill.cpp
pcbnew/gen_holes_and_tools_lists_for_drill.cpp
+4
-4
No files found.
pcbnew/gen_holes_and_tools_lists_for_drill.cpp
View file @
30ecdbea
...
@@ -62,6 +62,8 @@ void Build_Holes_List( BOARD* aPcb,
...
@@ -62,6 +62,8 @@ void Build_Holes_List( BOARD* aPcb,
aHoleListBuffer
.
clear
();
aHoleListBuffer
.
clear
();
aToolListBuffer
.
clear
();
aToolListBuffer
.
clear
();
D
(
printf
(
"%s:
\n
"
,
__FUNCTION__
);)
if
(
(
aFirstLayer
>=
0
)
&&
(
aLastLayer
>=
0
)
)
if
(
(
aFirstLayer
>=
0
)
&&
(
aLastLayer
>=
0
)
)
{
{
if
(
aFirstLayer
>
aLastLayer
)
if
(
aFirstLayer
>
aLastLayer
)
...
@@ -72,9 +74,7 @@ void Build_Holes_List( BOARD* aPcb,
...
@@ -72,9 +74,7 @@ void Build_Holes_List( BOARD* aPcb,
*/
*/
if
(
!
aGenerateNPTH_list
)
// vias are always plated !
if
(
!
aGenerateNPTH_list
)
// vias are always plated !
{
{
TRACK
*
track
=
aPcb
->
m_Track
;
for
(
TRACK
*
track
=
aPcb
->
m_Track
;
track
;
track
=
track
->
Next
()
)
for
(
;
track
!=
NULL
;
track
=
track
->
Next
()
)
{
{
if
(
track
->
Type
()
!=
PCB_VIA_T
)
if
(
track
->
Type
()
!=
PCB_VIA_T
)
continue
;
continue
;
...
@@ -112,7 +112,7 @@ void Build_Holes_List( BOARD* aPcb,
...
@@ -112,7 +112,7 @@ void Build_Holes_List( BOARD* aPcb,
// build hole list for pads (assumed always through holes)
// build hole list for pads (assumed always through holes)
if
(
!
aExcludeThroughHoles
||
aGenerateNPTH_list
)
if
(
!
aExcludeThroughHoles
||
aGenerateNPTH_list
)
{
{
for
(
MODULE
*
module
=
aPcb
->
m_Modules
;
module
;
module
->
Next
()
)
for
(
MODULE
*
module
=
aPcb
->
m_Modules
;
module
;
module
=
module
->
Next
()
)
{
{
// Read and analyse pads
// Read and analyse pads
for
(
D_PAD
*
pad
=
module
->
m_Pads
;
pad
;
pad
=
pad
->
Next
()
)
for
(
D_PAD
*
pad
=
module
->
m_Pads
;
pad
;
pad
=
pad
->
Next
()
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment