Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
ezynq
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
ezynq
Commits
c912aadd
Commit
c912aadd
authored
9 years ago
by
Oleg Dzhimiev
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
tmp add default dts
parent
d83008d2
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
43 additions
and
0 deletions
+43
-0
zynq-microzed.dts
u-boot-tree/arch/arm/dts/zynq-microzed.dts
+43
-0
No files found.
u-boot-tree/arch/arm/dts/zynq-microzed.dts
0 → 100644
View file @
c912aadd
/*
*
Xilinx
MicroZED
board
DTS
*
*
Copyright
(
C
)
2013
Xilinx
,
Inc
.
*
*
SPDX
-
License
-
Identifier
:
GPL
-
2.0
+
*/
/
dts
-
v1
/;
#
include
"zynq-7000.dtsi"
/
{
model
=
"Zynq MicroZED Board"
;
compatible
=
"xlnx,zynq-microzed"
,
"xlnx,zynq-7000"
;
aliases
{
serial0
=
&
uart1
;
spi0
=
&
qspi
;
mmc0
=
&
sdhci0
;
};
chosen
{
stdout
-
path
=
"serial0:115200n8"
;
};
memory
{
device_type
=
"memory"
;
reg
=
<
0
0x40000000
>;
};
};
&
qspi
{
status
=
"okay"
;
};
&
uart1
{
u
-
boot
,
dm
-
pre
-
reloc
;
status
=
"okay"
;
};
&
sdhci0
{
u
-
boot
,
dm
-
pre
-
reloc
;
status
=
"okay"
;
};
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment