Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
ezynq
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
ezynq
Commits
9d5f01cc
Commit
9d5f01cc
authored
Nov 01, 2013
by
Oleg Dzhimiev
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
corrected parameter name
parent
435a11b3
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
ezynq_XC7Z030_1FBG484C.h
u-boot-tree/include/configs/ezynq/ezynq_XC7Z030_1FBG484C.h
+3
-3
No files found.
u-boot-tree/include/configs/ezynq/ezynq_XC7Z030_1FBG484C.h
View file @
9d5f01cc
...
...
@@ -13,8 +13,8 @@
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#ifndef __CONFIG_XC7Z0
10_1CLG400
_H
#define __CONFIG_XC7Z0
10_1CLG400
_H
#ifndef __CONFIG_XC7Z0
30_1FBG484C
_H
#define __CONFIG_XC7Z0
30_1FBG484C
_H
/* datasheet data for specific speed grades */
#define CONFIG_EZYNQ_CLK_DS_PLL_MAX_1_MHZ 1600.0
/* Maximal PLL clock frequency for speed grade 1 (MHz) */
...
...
@@ -70,4 +70,4 @@
#define CONFIG_EZYNQ_DDR_CLOCK_3_PROPOGATION_DELAY 160
#endif
/* __CONFIG_XC7Z0
10_1CLG400
_H */
#endif
/* __CONFIG_XC7Z0
30_1FBG484C
_H */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment