Commit 7a16223a authored by Oleg Dzhimiev's avatar Oleg Dzhimiev
Browse files

temporary working setup, not everything tested, planning to update

parent c912aadd

u-boot-tree/arch/arm/dts/elphel393.dts

0 → 100644
+38 −0
Original line number Diff line number Diff line 
/*

 * Elphel 10393 board DTS

 *

 * Copyright (C) 2016 Elphel, Inc.

 *

 * SPDX-License-Identifier:	GPL-3.0+

 */

/dts-v1/;

#include "zynq-7000.dtsi"



/ {

	model = "Elphel 10393 Board";

	compatible = "xlnx,zynq-7000";



	aliases {

		serial0 = &uart0;

                mmc0 = &sdhci0;

	};



        chosen {

                stdout-path = "serial0:115200n8";

        };

        

	memory {

		device_type = "memory";

		reg = <0 0x40000000>;

	};

};



&uart0 {

	u-boot,dm-pre-reloc;

	status = "okay";

};



&sdhci0 {

        u-boot,dm-pre-reloc;

        status = "okay";

};

u-boot-tree/arch/arm/dts/zynq-microzed.dts

+2 −0
Original line number Diff line number Diff line
@@ -4,6 +4,8 @@ 
 * Copyright (C) 2013 Xilinx, Inc.

 *

 * SPDX-License-Identifier:	GPL-2.0+

 * 

 * Modified: Oleg Dzhimiev <oleg@elphel.com>, Elphel Inc., 2016

 */

/dts-v1/;

#include "zynq-7000.dtsi"

u-boot-tree/arch/arm/dts/zynq-zc706.dts

0 → 100644
+45 −0
Original line number Diff line number Diff line 
/*

 * Xilinx ZC706 board DTS

 *

 *  Copyright (C) 2011 - 2015 Xilinx

 *  Copyright (C) 2012 National Instruments Corp.

 *

 * SPDX-License-Identifier:     GPL-2.0+

 * Modified: Oleg Dzhimiev <oleg@elphel.com>, Elphel Inc., 2016

 */

/dts-v1/;

#include "zynq-7000.dtsi"



/ {

        model = "Zynq ZC706 Development Board";

        compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";



	aliases {

		serial0 = &uart1;

		spi0 = &qspi;

                mmc0 = &sdhci0;

	};



        chosen {

                stdout-path = "serial0:115200n8";

        };

        

	memory {

		device_type = "memory";

		reg = <0 0x40000000>;

	};

};



&qspi {

	status = "okay";

};



&uart1 {

	u-boot,dm-pre-reloc;

	status = "okay";

};



&sdhci0 {

        u-boot,dm-pre-reloc;

        status = "okay";

};

u-boot-tree/arch/arm/dts/zynq-zed.dts

0 → 100644
+45 −0
Original line number Diff line number Diff line 
/*

 * Xilinx ZED board DTS

 *

 * Copyright (C) 2013 Xilinx, Inc.

 *

 * SPDX-License-Identifier:	GPL-2.0+

 * 

 * Modified: Oleg Dzhimiev <oleg@elphel.com>, Elphel Inc., 2016

 */

/dts-v1/;

#include "zynq-7000.dtsi"



/ {

	model = "Zynq Zed Development Board";

	compatible = "xlnx,zynq-zed", "xlnx,zynq-7000";



	aliases {

		serial0 = &uart1;

		spi0 = &qspi;

                mmc0 = &sdhci0;

	};



        chosen {

                stdout-path = "serial0:115200n8";

        };

        

	memory {

		device_type = "memory";

		reg = <0 0x40000000>;

	};

};



&qspi {

	status = "okay";

};



&uart1 {

	u-boot,dm-pre-reloc;

	status = "okay";

};



&sdhci0 {

        u-boot,dm-pre-reloc;

        status = "okay";

};

u-boot-tree/arch/arm/mach-zynq/Kconfig

0 → 100644
+60 −0
Original line number Diff line number Diff line 
if ARCH_ZYNQ



config ZYNQ_CUSTOM_INIT

	bool "Use custom ps7_init provided by Xilinx tool"

	help

	  U-Boot includes ps7_init_gpl.[ch] for some Zynq board variants.

	  If you want to override them with customized ones

	  or ps7_init code for your board is missing, please say Y here

	  and add ones into board/xilinx/zynq/custom_hw_platform/ directory.



choice

	prompt "Xilinx Zynq board select"

	default TARGET_ZYNQ_ZC702



config TARGET_ZYNQ_ZED

	bool "Zynq ZedBoard"



config TARGET_ZYNQ_MICROZED

	bool "Zynq MicroZed"



config TARGET_ZYNQ_PICOZED

	bool "Zynq PicoZed"



config TARGET_ZYNQ_ZC702

	bool "Zynq ZC702 Board"



config TARGET_ZYNQ_ZC706

	bool "Zynq ZC706 Board"



config TARGET_ZYNQ_ZC770

	bool "Zynq ZC770 Board"

	select ZYNQ_CUSTOM_INIT



config TARGET_ZYNQ_ZYBO

	bool "Zynq Zybo Board"



config TARGET_ELPHEL393

        bool "Zynq Elphel 10393 Board"

	

endchoice



config SYS_BOARD

	default "zynq"



config SYS_VENDOR

	default "xilinx"



config SYS_SOC

	default "zynq"



config SYS_CONFIG_NAME

	default "zynq_zed" if TARGET_ZYNQ_ZED

	default "zynq_microzed" if TARGET_ZYNQ_MICROZED

	default "zynq_picozed" if TARGET_ZYNQ_PICOZED

	default "zynq_zc70x" if TARGET_ZYNQ_ZC702 || TARGET_ZYNQ_ZC706

	default "zynq_zc770" if TARGET_ZYNQ_ZC770

	default "zynq_zybo" if TARGET_ZYNQ_ZYBO

	default "elphel393" if TARGET_ELPHEL393



endif