ezynq_mio.py 55.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
#!/usr/bin/env python
# -*- coding: utf-8 -*-
# Copyright (C) 2013, Elphel.inc.
# Cconfiguration of the MIO pins
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
__author__ = "Andrey Filippov"
__copyright__ = "Copyright 2013, Elphel, Inc."
__license__ = "GPL"
__version__ = "3.0+"
__maintainer__ = "Andrey Filippov"
__email__ = "andrey@elphel.com"
__status__ = "Development"
import ezynq_registers
26
#import ezynq_feature_config
27
import ezynq_slcr_clk_def
28
import ezynq_gpio_defs
29 30
MIO_ATTRIBS=['SLOW','FAST','PULLUP','NOPULLUP']

31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87
MIO_TEMPLATES = {
  'QUADSPI':(
     {'NAME':'CS0',  'TRISTATE':False, 'FAST':True, 'PULLUP':True,  'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((1,), (0,))},
     {'NAME':'IO0',  'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((2,), (10,))},
     {'NAME':'IO1',  'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((3,), (11,))},
     {'NAME':'IO2',  'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((4,), (12,))},
     {'NAME':'IO3',  'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((5,), (13,))},
     {'NAME':'SCLK', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((6,), (9,))}),
  'QUADSPI_FBCLK':(
     {'NAME':'FBCLK','TRISTATE':False, 'FAST':True, 'PULLUP':False,  'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((8,), )},),
#TODO: specify FAST and PULLUP for other interfaces                 
  'ETH':(
     {'NAME':'TXCK', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((16,), (28,))},
     {'NAME':'TXDO', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((17,), (29,))},
     {'NAME':'TXD1', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((18,), (30,))},
     {'NAME':'TXD2', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((19,), (31,))},
     {'NAME':'TXD3', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((20,), (32,))},
     {'NAME':'TXEN', 'TRISTATE':False, 'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((21,), (33,))},
     {'NAME':'RXCLK','TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((22,), (34,))},
     {'NAME':'RXD0', 'TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((23,), (35,))},
     {'NAME':'RXD1', 'TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((24,), (36,))},
     {'NAME':'RXD2', 'TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((25,), (37,))},
     {'NAME':'RXD3', 'TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((26,), (38,))},
     {'NAME':'RXDV', 'TRISTATE':True,  'FAST':True, 'PULLUP':False, 'L0':1, 'L1':0, 'L2':0, 'L3':0, 'PINS':((27,), (39,))}),
  'MDIO':(
     {'NAME':'C',    'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((52,),)},
     {'NAME':'D',    'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((53,),)}),  # bidir - should TRISTATE be true?
  'USB':(
     {'NAME':'DATA4', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((28,), (40,))},
     {'NAME':'DIR',   'TRISTATE':True,   'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((29,), (41,))},
     {'NAME':'STEP',  'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((30,), (42,))},
     {'NAME':'NEXT',  'TRISTATE':True,   'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((31,), (43,))},
     {'NAME':'DATA0', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((32,), (44,))},
     {'NAME':'DATA1', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((33,), (45,))},
     {'NAME':'DATA2', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((34,), (46,))},
     {'NAME':'DATA3', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((35,), (47,))},
     {'NAME':'CLK',   'TRISTATE':True,   'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((36,), (48,))},
     {'NAME':'DATA5', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((37,), (49,))},
     {'NAME':'DATA6', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((38,), (50,))},
     {'NAME':'DATA7', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS':((39,), (51,))}),
  'SPI':(
     {'NAME':'SC',  'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((16, 28, 40), (12, 24, 36, 48))},
     {'NAME':'MISO','TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((17, 29, 41), (11, 23, 35, 47))},
     {'NAME':'SS0', 'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((18, 30, 42), (13, 25, 37, 49))},
     {'NAME':'SS1', 'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((19, 31, 43), (14, 26, 38, 50))},
     {'NAME':'SS2', 'TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((20, 32, 44), (15, 27, 39, 51))},
     {'NAME':'MOSI','TRISTATE':False, 'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':5, 'PINS':((21, 33, 45), (10, 22, 34, 46))}),
  'SDIO':(
     {'NAME':'CLK', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((16, 28, 40), (12, 24, 36, 48))},
     {'NAME':'CMD', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((17, 29, 41), (11, 23, 35, 47))},
     {'NAME':'IO0', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((18, 30, 42), (10, 22, 34, 46))},
     {'NAME':'IO1', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((19, 31, 43), (13, 25, 37, 59))},
     {'NAME':'IO2', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((20, 32, 44), (14, 26, 38, 50))},
     {'NAME':'IO3', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((21, 33, 45), (15, 27, 39, 51))}),
  'SDIO_CD':(
     {'NAME':'CD', 'TRISTATE':True,  'FAST':False, 'PULLUP':True,   'L0':0, 'L1':0, 'L2':0, 'L3':0, 'PINS':(
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
88
        31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53),
89
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
90
        31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53))},),    
91 92 93
  'SDIO_WP':(
     {'NAME':'WP', 'TRISTATE':True,  'FAST':False, 'PULLUP':True,   'L0':0, 'L1':0, 'L2':0, 'L3':0, 'PINS':(
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
Oleg Dzhimiev's avatar
Oleg Dzhimiev committed
94
        31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,63),#63 to disable WP forever
95
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
Oleg Dzhimiev's avatar
Oleg Dzhimiev committed
96
        31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,63))},),#63 to disable WP forever
97 98 99
  'SDIO_PWR':(
     {'NAME':'PWR', 'TRISTATE':False,  'FAST':False, 'PULLUP':False,   'L0':0, 'L1':0, 'L2':3, 'L3':0, 'PINS':(
       (0,2,4,6,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52),
100
       (1,3,5,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53))},),    
101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171
  'NOR':(
     {'NAME':'CS0',   'TRISTATE':False, 'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((0,),)},
     {'NAME':'DATA0', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((3,),)},
     {'NAME':'DATA1', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((4,),)},
     {'NAME':'DATA2', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((5,),)},
     {'NAME':'DATA3', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((6),)},
     {'NAME':'OE',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((7,),)},
     {'NAME':'WE',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':2, 'PINS':((8,),)},
     {'NAME':'DATA6', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((9,),)},
     {'NAME':'DATA7', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((10,),)},
     {'NAME':'DATA4', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((11,),)},
     {'NAME':'DATA5', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((13,),)},
     {'NAME':'A0',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((15,),)},
     {'NAME':'A1',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((16,),)},
     {'NAME':'A2',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((17,),)},
     {'NAME':'A3',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((18,),)},
     {'NAME':'A4',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((19,),)},
     {'NAME':'A5',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((20,),)},
     {'NAME':'A6',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((21,),)},
     {'NAME':'A7',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((22,),)},
     {'NAME':'A8',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((23,),)},
     {'NAME':'A9',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((24,),)},
     {'NAME':'A10',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((25,),)},
     {'NAME':'A11',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((26,),)},
     {'NAME':'A12',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((27,),)},
     {'NAME':'A13',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((28,),)},
     {'NAME':'A14',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((29,),)},
     {'NAME':'A15',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((30,),)},
     {'NAME':'A16',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((31,),)},
     {'NAME':'A17',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((32,),)},
     {'NAME':'A18',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((33,),)},
     {'NAME':'A19',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((34,),)},
     {'NAME':'A20',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((35,),)},
     {'NAME':'A21',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((36,),)},
     {'NAME':'A22',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((37,),)},
     {'NAME':'A23',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((38,),)},
     {'NAME':'A24',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((39,),)}),
  'NOR_A25':(
     {'NAME':'A25',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':1, 'L3':0, 'PINS':((1,),)},),
  'NOR_CS1':(
     {'NAME':'CS1',   'TRISTATE':False, 'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((1,),)},),
  'NAND':(
     {'NAME':'CS',  'TRISTATE':False, 'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((0,),)},
     {'NAME':'ALE', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((2,),)},
     {'NAME':'WE',  'TRISTATE':False, 'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((3,),)},
     {'NAME':'IO2', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((4,),)},
     {'NAME':'IO0', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((5,),)},
     {'NAME':'IO1', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((6,),)},
     {'NAME':'CLE', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((7,),)},
     {'NAME':'RD',  'TRISTATE':False, 'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((8,),)},
     {'NAME':'IO4', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((9,),)},
     {'NAME':'IO5', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((10,),)},
     {'NAME':'IO6', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((11,),)},
     {'NAME':'IO7', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((12,),)},
     {'NAME':'IO3', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((13,),)},
     {'NAME':'BUSY','TRISTATE':True,  'FAST':False, 'PULLUP':True,  'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((14,),)}),
#NAND16 is used in addition to NAND                 
  'NAND16':(
     {'NAME':'IO8',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((16,),)},
     {'NAME':'IO9',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((17,),)},
     {'NAME':'IO10', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((18,),)},
     {'NAME':'IO11', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((19,),)},
     {'NAME':'IO12', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((20,),)},
     {'NAME':'IO13', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((21,),)},
     {'NAME':'IO14', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((22,),)},
     {'NAME':'IO15', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':2, 'L3':0, 'PINS':((23,),)}),
  'CAN':(
     {'NAME':'RX', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':1, 'PINS':
      ((10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50), (9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53))},
     {'NAME':'TX', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':1, 'PINS':
      ((11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51), (8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52))}),
Andrey Filippov's avatar
Andrey Filippov committed
172 173 174 175 176 177 178 179 180

  
  'CAN_ECLK':( # Docs say that any MIO pin can be used, but 7,8 are out only, so probably they can not be assigned
     {'NAME':'ECLK', 'TRISTATE':True,  'FAST':False, 'PULLUP':True,   'L0':0, 'L1':0, 'L2':0, 'L3':0, 'PINS':(
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
        31,32,33,34,35,36,37.38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53),
       (0,1,2,3,4,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,
        31,32,33,34,35,36,37.38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53))},),    
                 
181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225
  'UART':(
     {'NAME':'RX', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':7, 'PINS':
      ((10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50), (9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53))},
     {'NAME':'TX', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':7, 'PINS':
      ((11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51), (8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52))}),
  'I2C':(
     {'NAME':'SCL', 'TRISTATE':False,  'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':2, 'PINS':
      ((10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50), (12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52))},
     {'NAME':'SDA', 'TRISTATE':False,  'FAST':False, 'PULLUP':True, 'L0':0, 'L1':0, 'L2':0, 'L3':2, 'PINS':
      ((11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51), (13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53))}),
  'TTC':(
     {'NAME':'WOUT','TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':6, 'PINS': ((18, 30, 42), (16, 28, 40))},
     {'NAME':'CLK', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':6, 'PINS': ((19, 31, 43), (17, 29, 41))}),                 
  'SWDT':(
     {'NAME':'CLK', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((14, 26, 38, 50, 52),)},
     {'NAME':'RSTO','TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((15, 27, 39, 51, 53),)}),                 
  'PJTAG':(
     {'NAME':'TDI', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((10, 22, 34, 46),)},
     {'NAME':'TDO', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((11, 23, 35, 47),)},
     {'NAME':'TCK', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((12, 24, 36, 48),)},
     {'NAME':'TMS', 'TRISTATE':True,  'FAST':False, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':3, 'PINS': ((13, 25, 37, 49),)}),
  'TPUI':( # variable number of options
     {'NAME':'CLK0',   'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((12,24),)},
     {'NAME':'CTL',    'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((13,25),)},
     {'NAME':'DATA0',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((14,26),)},
     {'NAME':'DATA1',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((15,27),)},
     {'NAME':'DATA2',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((10,22),)},
     {'NAME':'DATA3',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((11,23),)},
     {'NAME':'DATA4',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((16,),)},
     {'NAME':'DATA5',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((17,),)},
     {'NAME':'DATA6',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((18,),)},
     {'NAME':'DATA7',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((19,),)},
     {'NAME':'DATA8',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((2,),)},
     {'NAME':'DATA9',  'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((3,),)},
     {'NAME':'DATA10', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((4,),)},
     {'NAME':'DATA11', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((5,),)},
     {'NAME':'DATA12', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((6,),)},
     {'NAME':'DATA13', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((7,),)},
     {'NAME':'DATA14', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((8,),)},
     {'NAME':'DATA15', 'TRISTATE':False, 'FAST':False, 'PULLUP':False, 'L0':0, 'L1':1, 'L2':0, 'L3':0, 'PINS': ((9,),)})
}

MIO_INTERFACES=[
    {'CONFIG_NAME':'CONFIG_EZYNQ_QUADSPI_0',     'IFACE':'QUADSPI',      'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_QUADSPI_1',     'IFACE':'QUADSPI_FBCLK','CHANNEL':1},
Andrey Filippov's avatar
Andrey Filippov committed
226
    {'CONFIG_NAME':'CONFIG_EZYNQ_QUADSPI_FBCLK', 'IFACE':'QUADSPI_FBCLK','CHANNEL':0},
227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_ETH_0',     'IFACE':'ETH',          'CHANNEL':0},                
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_ETH_1',     'IFACE':'ETH',          'CHANNEL':1},                
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_ETH_MDIO',  'IFACE':'MDIO',         'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_USB_0',     'IFACE':'USB',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_USB_1',     'IFACE':'USB',          'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SPI_0',     'IFACE':'SPI',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SPI_1',     'IFACE':'SPI',          'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDIO_0',    'IFACE':'SDIO',         'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDIO_1',    'IFACE':'SDIO',         'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDCD_0',    'IFACE':'SDIO_CD',      'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDCD_1',    'IFACE':'SDIO_CD',      'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDWP_0',    'IFACE':'SDIO_WP',      'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDWP_1',    'IFACE':'SDIO_WP',      'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDPWR_0',   'IFACE':'SDIO_PWR',     'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SDPWR_1',   'IFACE':'SDIO_PWR',     'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_NOR',           'IFACE':'NOR',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_NOR_A25',       'IFACE':'NOR_A25',      'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_NOR_CS1',       'IFACE':'NOR_CS1',      'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_NAND',          'IFACE':'NAND',         'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_NAND16',        'IFACE':'NAND16',       'CHANNEL':0}, #requires NAND
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_CAN_0',     'IFACE':'CAN',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_CAN_1',     'IFACE':'CAN',          'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_CAN_ECLK_0','IFACE':'CAN_ECLK',     'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_CAN_ECLK_1','IFACE':'CAN_ECLK',     'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_UART_0',    'IFACE':'UART',         'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_UART_1',    'IFACE':'UART',         'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_I2C_0',     'IFACE':'I2C',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_I2C_1',     'IFACE':'I2C',          'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_TTC_0',     'IFACE':'TTC',          'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_TTC_1',     'IFACE':'TTC',          'CHANNEL':1},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_SWDT',      'IFACE':'SWDT',         'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_PJTAG',     'IFACE':'PJTAG',        'CHANNEL':0},
    {'CONFIG_NAME':'CONFIG_EZYNQ_MIO_TPUI',      'IFACE':'TPUI',         'CHANNEL':0}]
MIO_ATTR=[
    {'PREFIX':'CONFIG_EZYNQ_MIO_IOSTD_LVCMOS18_','PROPERTY':'IOTYPE','VALUE':'LVCMOS18'},   
    {'PREFIX':'CONFIG_EZYNQ_MIO_IOSTD_LVCMOS25_','PROPERTY':'IOTYPE','VALUE':'LVCMOS25'},
    {'PREFIX':'CONFIG_EZYNQ_MIO_IOSTD_LVCMOS33_','PROPERTY':'IOTYPE','VALUE':'LVCMOS33'},
    {'PREFIX':'CONFIG_EZYNQ_MIO_IOSTD_HSTL_',    'PROPERTY':'IOTYPE','VALUE':'HSTL'},
    {'PREFIX':'CONFIG_EZYNQ_MIO_IOSTD_HSTLDIS_', 'PROPERTY':'IOTYPE','VALUE':'HSTLDIS'},
    {'PREFIX':'CONFIG_EZYNQ_MIO_PULLUP_EN_',     'PROPERTY':'PULLUP','VALUE':True},
    {'PREFIX':'CONFIG_EZYNQ_MIO_PULLUP_DIS_',    'PROPERTY':'PULLUP','VALUE':False},
    {'PREFIX':'CONFIG_EZYNQ_MIO_FAST_',          'PROPERTY':'FAST',  'VALUE':True},
    {'PREFIX':'CONFIG_EZYNQ_MIO_SLOW_',          'PROPERTY':'FAST',  'VALUE':False},
    {'PREFIX':'CONFIG_EZYNQ_MIO_INOUT_',    'SPECIAL':'DIR'},
    {'PREFIX':'CONFIG_EZYNQ_MIO_GPIO_OUT_', 'SPECIAL':'GPIO_OUT'}]
ERROR_DEFS={
    'WRONG_USAGE':1,    
    'MISSING_CONFIG': 2,    
    'INVALID': 3,
    'NOSUCHPIN': 4,
    'NOSUCHSIGNAL': 5,
    'MIOCONFLICT':6,
    'INOUT': 7,
    'HEAD': 8,
    'NONACCESSIBLE_REGISTER': 9,
    'NOT_IMPLEMENTED':10}

class EzynqMIO:
    def __init__(self, verbosity, qualifier_char, regs_masked, permit_undefined_bits=False):
286 287
#        print ezynq_slcr_clk_def.MIO_PINS_DEFS
        self.MIO_PINS_DEFS=  ezynq_slcr_clk_def.SLCR_DEFS #combined
288
        self.GPIO_DEFS=ezynq_gpio_defs.GPIO_DEFS
289 290 291
        self.qualifier_char=qualifier_char
        self.verbosity=     verbosity
        self.slcr_register_set=  ezynq_registers.EzynqRegisters(self.MIO_PINS_DEFS,0,regs_masked,permit_undefined_bits)
292
        self.gpio_register_set=  ezynq_registers.EzynqRegisters(self.GPIO_DEFS,0,regs_masked,permit_undefined_bits)
293
    def generate_led_off_on(self, mio_pin):
294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312
        if ('DATA_OUT' in self.mio[mio_pin]) or (('INOUT' in self.mio[mio_pin]) and (self.mio[mio_pin]['INOUT'] == 'OUT')):
            return self.generate_gpio_led_off_on(mio_pin)
        else:                                         
            return self.generate_led_off_on_pullup(mio_pin)

    def generate_gpio_led_off_on(self,mio_pin):
        mask_data_regs_mio=('mask_data_0_lsw','mask_data_0_msw','mask_data_1_lsw','mask_data_1_msw');
        led_register_set=  ezynq_registers.EzynqRegisters(self.GPIO_DEFS,0,[])
        led_register_set.set_bitfields(mask_data_regs_mio[mio_pin/16],
                                                     (('mask%02i'%mio_pin,0), # enable setting bit
                                                      ('data%02i'%mio_pin,0))) # data to set
        led_register_set.flush()
        led_register_set.set_bitfields(mask_data_regs_mio[mio_pin/16],
                                                     (('mask%02i'%mio_pin,0), # enable setting bit
                                                      ('data%02i'%mio_pin,1))) # data to set
        return led_register_set.get_register_sets(True,True)


    def generate_led_off_on_pullup(self, mio_pin):
313 314 315 316 317 318 319 320 321
        # generate code to be included in u-boot for debugging early boot stages
        led_register_set=  ezynq_registers.EzynqRegisters(self.MIO_PINS_DEFS,0,[])
        led_register_set.set_bitfields('mio_pin_%02i'%mio_pin, ( # output 0 - LED off
                                                     ('pullup',          0),
                                                     ('tri_enable',      0))) # ,force,warn)
        led_register_set.flush()
        led_register_set.set_bitfields('mio_pin_%02i'%mio_pin, ( # input+pullup LED on
                                                     ('pullup',          1),
                                                     ('tri_enable',      1))) # ,force,warn)
322
        return led_register_set.get_register_sets(True,True)
323 324 325 326 327 328 329 330 331 332

    def rbl_led_on_off(self, mio_pin, led_on, reg_sets):
        # generate code to be included in RBL register setup
        if led_on:
            led_on=1
        led_register_set=  ezynq_registers.EzynqRegisters(self.MIO_PINS_DEFS,0,reg_sets)
        led_register_set.set_bitfields('mio_pin_%02i'%mio_pin, ( # output 0 - LED off
                                                     ('pullup',          1-led_on),
                                                     ('tri_enable',      1-led_on))) # ,force,warn)
        return led_register_set.get_register_sets(sort_addr=True,apply_new=True)
333
#MIO_ATTRIBS=['SLOW','FAST','PULLUP','NOPULLUP']
334
    def parse_config_mio(self,raw_configs):
335
#        attrib_suffix='ATTRIB'
336 337 338 339 340 341 342 343 344 345
        options = {}
        for line in raw_configs:
            option = line['KEY']
            value = line['VALUE']
            if self.qualifier_char in option:
                option,qualifier=option.split(self.qualifier_char,1)
                if not option in options:
                    options[option]={}
                if not isinstance(options[option],dict): # make a former value a value in a dictionary
                    options[option]={'INTERFACE_GROUP':options[option]}
346 347 348 349
#                if qualifier==attrib_suffix:
                if qualifier.upper() in MIO_ATTRIBS:
#                    value=str(value).upper()
                    value=qualifier.upper()
350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523
                    try:
                        options[option]['ATTRIBS'].add(value)
                    except:
                        options[option]['ATTRIBS']=set([value])
                    if not 'INTERFACE_GROUP' in options[option]:
                        options[option]['INTERFACE_GROUP']='Y' # 'any' if not overwritten, so just setting attribute initializes interface
                else:        
                    options[option][qualifier]=value    
            else: 
            # store in the dictionary:
                if option in options:
                    try:
                        options[option]['INTERFACE_GROUP'] = value #qualified pins already defined
                    except:
                        options[option] = value # not a dictionary - just overwrite 
                else:
                    options[option] = value
        return options
    
    def mio_set_defaults(self,mio_dflts, mio, options):
        VALID_VOLTAGES = (1.8, 2.5, 3.3)
        IOSTD = ('LVCMOS18', 'LVCMOS25', 'LVCMOS33')
        try:
            mio_dflts['MIO_0_VOLT'] = float(options['CONFIG_EZYNQ_MIO_0_VOLT'])
        except (KeyError):
            print "required CONFIG_EZYNQ_MIO_0_VOLT is not defined. It should be 1.8, 2.5 or 3.3"
            exit (ERROR_DEFS['MISSING_CONFIG'])
        if not mio_dflts['MIO_0_VOLT'] in VALID_VOLTAGES:
            print 'Invalid voltage specified for MIO bank 0: CONFIG_EZYNQ_MIO_0_VOLT = ' + options['CONFIG_EZYNQ_MIO_0_VOLT']
            print 'Valid values are : ' + str(VALID_VOLTAGES)
            exit (ERROR_DEFS['INVALID'])
        try:
            mio_dflts['MIO_1_VOLT'] = float(options['CONFIG_EZYNQ_MIO_1_VOLT'])
        except (KeyError):
            print "required CONFIG_EZYNQ_MIO_1_VOLT is not defined. It should be 1.8, 2.5 or 3.3"
            exit (ERROR_DEFS['MISSING_CONFIG'])
        if not mio_dflts['MIO_1_VOLT'] in VALID_VOLTAGES:
            print 'Invalid voltage specified for MIO bank 1: CONFIG_EZYNQ_MIO_1_VOLT = ' + options['CONFIG_EZYNQ_MIO_1_VOLT']
            print 'Valid values are : ' + str(VALID_VOLTAGES)
            exit (ERROR_DEFS['INVALID'])
        iostd0 = IOSTD[VALID_VOLTAGES.index(mio_dflts['MIO_0_VOLT'])]
        pullup0 = False
        if 'CONFIG_EZYNQ_MIO_0_PULLUP' in options:
            pullup0 = True
        for i in range (0, 16):
            mio[i]['IOTYPE'] = iostd0;
            mio[i]['PULLUP'] = pullup0;
        iostd1 = IOSTD[VALID_VOLTAGES.index(mio_dflts['MIO_1_VOLT'])] 
        pullup1 = False
        if 'CONFIG_EZYNQ_MIO_1_PULLUP' in options:
            pullup1 = True
        for i in range (16, 54):
            mio[i]['IOTYPE'] = iostd1;
            mio[i]['PULLUP'] = pullup1;
     
    def set_mio_interfaces(self,mio_interfaces, options):
        for conf_iface in MIO_INTERFACES:
            if conf_iface['CONFIG_NAME'] in options:
                iface_name=   conf_iface['IFACE']
                iface_template=   MIO_TEMPLATES[iface_name]
                channel= conf_iface['CHANNEL']
                option=  options[conf_iface['CONFIG_NAME']]
    #            print '---->',option
                if len(iface_template[0]['PINS'])>1:
                    print_channel=' channel '+str(channel)
                else:
                    print_channel=''
                try:
                    option.has_key('INTERFACE_GROUP')
                except:
                    option={'INTERFACE_GROUP':option} # it was not a dictionary - string or number
    # is the interface group as a whole used (not only individual pins)?
                iface={}    
                if 'INTERFACE_GROUP' in option:
                    if option['INTERFACE_GROUP'] in "yY": # take first variant
                        anypin=iface_template[0]['PINS'][channel][0]
                    else:
                        anypin=int(option['INTERFACE_GROUP'])
    #find if this pin belongs to specified interface/channel
    #                variant=-1
                    for func_pin in iface_template:
                        pins=func_pin['PINS'][channel]
                        if anypin in pins:
                            variant=pins.index(anypin)
                            break
                    else:
                        print 'Invalid MIO pin number '+str(anypin)+' for interface '+iface_name+print_channel+', set in '
                        print conf_iface['CONFIG_NAME']+" = "+str(anypin)
                        allowed_pins=[]
                        for func_pin in iface_template:
                            for pin in func_pin['PINS'][channel]:
                                allowed_pins.append(pin)
                        print 'Allowed MIO pins are:',allowed_pins
                        exit (ERROR_DEFS['NOSUCHPIN'])
                    for tmpl_pin in iface_template:
                        iface_pin={}
                        for key in tmpl_pin.keys():
                            if (key != 'NAME') and (key != 'PINS'):
                                iface_pin[key]=tmpl_pin[key]
                        iface_pin['PIN']= tmpl_pin['PINS'][channel][variant]
                        iface[tmpl_pin['NAME']]= iface_pin
    #now process individual pins (if any) specified for the interface
                for individual_pin_name in option.keys():
                    if not individual_pin_name in ('INTERFACE_GROUP','ATTRIBS'):
                        value = option[individual_pin_name]
    #                    print individual_pin_name,value
                        if value[0] in 'nfNF':
                            value = -1
                        elif value[0] in 'yY':
                            value='y'
                        else:
                            value=int(value)
                            
                            
    #find if such pin name is defined for the interface
    #                    for pin_index, tmpl_pin in enumerate(iface_template):
                        for tmpl_pin in iface_template:
                            if tmpl_pin['NAME'] == individual_pin_name:
                                break;
                        else:
                            print 'Signal name '+individual_pin_name+' is not defined for interface '+iface_name+' in'
                            print conf_iface['CONFIG_NAME']+self.qualifier_char+individual_pin_name+" = "+option[individual_pin_name]
                            exit (ERROR_DEFS['NOSUCHSIGNAL'])
                        if (value<0):
                            try:
                                del iface[individual_pin_name]
                            except:
                                pass # OK to delete non-existent?
                        else:
    #see if pin number is valid
                            if value == 'y':
                                value=tmpl_pin['PINS'][channel][0] # first variant
                            if not value in tmpl_pin['PINS'][channel]:
                                print 'Invalid MIO pin number '+str(value)+' for interface '+iface_name+print_channel+', set in '
                                print conf_iface['CONFIG_NAME']+self.qualifier_char+individual_pin_name+" = "+option[individual_pin_name]
                                print 'Allowed MIO pins are:',tmpl_pin['PINS'][channel]
                                exit (ERROR_DEFS['NOSUCHPIN'])
    #set new pin data                            
                            iface_pin={}
                            for key in tmpl_pin.keys():
                                if (key != 'NAME') and (key != 'PINS'):
                                    iface_pin[key]=tmpl_pin[key]
    #                        print 'channel=',channel,'variant=',variant,'tmpl_pin["PINS"]=',tmpl_pin['PINS']
                            iface_pin['PIN']= value # tmpl_pin['PINS'][channel][variant]
                            iface[tmpl_pin['NAME']]= iface_pin
                # Now we can try to apply iface to MIO, and add it to the list
                #or remove mio from function arguments and process mio_interfaces later?
                if self.verbosity >= 3:
                    print 'name=',iface_name,' iface:'
                    for i, item in enumerate(iface):
                        print i, item, ':',iface[item]
                    print
                if not 'ATTRIBS' in option:
                    option['ATTRIBS']=set()    
                mio_interfaces.append({'NAME':iface_name,'CHANNEL':channel, 'IFACE':iface, 'PRINT_CHANNEL':print_channel,'ATTRIBS':option['ATTRIBS']})            
    def config_name (self,iface, channel, signal):
        for mi in MIO_INTERFACES:
            if (mi['IFACE']==iface) and (mi['CHANNEL']==channel) :
                if signal:
                    return mi['CONFIG_NAME']+self.qualifier_char+signal
                else:
                    return mi['CONFIG_NAME']
                                      
                                                  
    def apply_mio_interfaces(self,mio, mio_interfaces,warn):
        for iface_item in mio_interfaces:
            name=   iface_item['NAME']
            channel=iface_item['CHANNEL']
            iface=iface_item['IFACE']
            print_channel=iface_item['PRINT_CHANNEL']
            attribs=iface_item['ATTRIBS'] # set
            for signal in iface:
                pin=iface[signal]
                #see if the same pin was already used in one or several interfaces
Oleg Dzhimiev's avatar
Oleg Dzhimiev committed
524 525 526 527
                
                if pin['PIN']==63: 
                    continue
                
528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644
                if mio[pin['PIN']]['USED_IN'] : #need to add len() >0?
                    for used_in in mio[pin['PIN']]['USED_IN']:
                        print ('MIO pin '+str(pin['PIN'])+" is previously used by interface "+used_in['NAME']+
                          used_in['PRINT_CHANNEL']+', signal '+used_in['SIGNAL']+'.')
                        print 'You may resolve the conflict by freeing one of the signals, adding one of the following lines:'
                        print self.config_name (used_in['NAME'], used_in['CHANNEL'], used_in['SIGNAL'])+'=free'
                        print 'or'
                        print self.config_name (name, channel, signal)+'=free'
                        print 'to the board configuration file\n'
                    if not warn:
                        exit (ERROR_DEFS['MIOCONFLICT'])
                #add current pin usage information        
                mio[pin['PIN']]['USED_IN'].append({'NAME':name, 'CHANNEL':channel,'SIGNAL':signal,'PRINT_CHANNEL':print_channel})
                #modify mio pin attributes
                #copy attributes from the interface template (if they are defined)
                for attr in pin:
                    if (attr != 'PIN'):
                        mio[pin['PIN']][attr]=pin[attr]
    #     {'NAME':'IO3', 'TRISTATE':False,  'FAST':True, 'PULLUP':False, 'L0':0, 'L1':0, 'L2':0, 'L3':4, 'PINS':((21, 33, 45), (15, 27, 39, 51))}),
                #overwrite attributes if specified for interface in config
                if 'SLOW' in attribs:
                    mio[pin['PIN']]['FAST']=False 
                if 'FAST' in attribs:
                    mio[pin['PIN']]['FAST']=True 
                if 'PULLUP' in attribs:
                    mio[pin['PIN']]['PULLUP']=True 
                if 'NOPULLUP' in attribs:
                    mio[pin['PIN']]['PULLUP']=False 
                        
    def parse_mio(self,mio):
        for n, pin in enumerate(mio):
            value=0;
            if ('TRISTATE' in pin) and pin['TRISTATE']:
                value |= 1 # bit 0
            if 'L0' in pin:
                value |= (pin['L0'] & 1) << 1  # bit 1
            if 'L1' in pin:
                value |= (pin['L1'] & 1) << 2  # bit 2
            if 'L2' in pin:
                value |= (pin['L2'] & 3) << 3  # bits 3:4
            if 'L3' in pin:
                value |= (pin['L3'] & 7) << 5  # bits 5:7
            if ('FAST' in pin) and pin['FAST']:
                value |= (1<<8)  # bit 8
            if ('IOTYPE' in pin):
                if   pin['IOTYPE']=='LVCMOS18':
                    value |= (1<<9) # bits 9:11
                elif pin['IOTYPE']=='LVCMOS25':
                    value |= (2<<9) # bits 9:11
                elif pin['IOTYPE']=='LVCMOS33':
                    value |= (3<<9) # bits 9:11
                elif pin['IOTYPE']=='HSTL':
                    value |= (4<<9) # bits 9:11
                elif pin['IOTYPE']=='HSTLDIS':
                    value |= (4<<9) | (1<<13)  # bits 9:11, bit 13
                else:
                    print 'Invalid I/O standard: '+pin['IOTYPE']+' for MIO pin#'+n
                    exit (-1)
            if ('PULLUP' in pin) and pin['PULLUP']:
                value |= (1<<12) # bit 12
            pin['VALUE']=value # or  mio[n]['VALUE']=value ???          
            pin['HEX']=hex(value) # or  mio[n]['VALUE']=value ???
    #CONFIG_EZYNQ_MIO_IOSTD_LVCMOS18_NN= y # will overwrite defaults, last numeric specifies MIO pin number
    #CONFIG_EZYNQ_MIO_IOSTD_LVCMOS25_NN= y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_IOSTD_LVCMOS33_NN= y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_IOSTD_HSTL_NN=     y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_IOSTD_HSTLDIS_NN= y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_PULLUP_EN_NN=      y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_PULLUP_DIS_NN=     y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_FAST_NN=           y # will overwrite defaults
    #CONFIG_EZYNQ_MIO_INOUT_NN=         'IN' # 'OUT', 'BIDIR'
    #CONFIG_EZYNQ_MIO_GPIO_OUT_NN=       0 # Set selected GPIO output to 0/1
    def set_mio_attribs(self,mio,options):
        attribs={}
        for option in options:
            for attrib_entry in MIO_ATTR:
                prefix=attrib_entry['PREFIX']
    #            print prefix,' <->', option, option[:len(prefix)]  
                if option[:len(prefix)]==prefix:
                    if not prefix in attribs:
                        attribs[prefix]={}
    #                print prefix,options[option],option[len(prefix):]
                    try:    
                        key=int(option[len(prefix):])
                    except:
                        print 'Invalid pin number ',option[len(prefix):],' in',option
                        exit (ERROR_DEFS['NOSUCHPIN)'])
                    attribs[prefix][key]=options[option]
                    break
    #    print '------- attribs -----'
    #    for a in attribs:
    #        print a,attribs[a]
        #set defined attrinutes for MIO pins
        for attr in MIO_ATTR: 
            if ('PROPERTY' in attr) and (attr['PREFIX'] in attribs):
                for pin in attribs[attr['PREFIX']]:
                    if (pin in range(len(mio))):
                        mio[pin][attr['PROPERTY']]=attr['VALUE']
    #                    print '***',attr['PROPERTY'],pin,attr['VALUE']
                    else:
                        print attr['PREFIX']+str(pin)+': pin number',pin,' out of range 0...53'
                        exit (ERROR_DEFS['NOSUCHPIN']) 
        #set IN, OUT, BIDIR (INOUT) parameters 
            elif ('SPECIAL' in attr) and (attr['SPECIAL']=='DIR') and (attr['PREFIX'] in attribs):
                for pin in attribs[attr['PREFIX']]:
                    value=attribs[attr['PREFIX']][pin]
                    value=value.upper()
                    if   (value=='INOUT') or (value=='BIDIR'):
                        value = 'BIDIR'
                    elif (value=='IN') or (value=='INPUT'):
                        value = 'IN'
                    elif (value=='OUT') or (value=='OUTPUT'):
                        value = 'OUT'
                    else:
                        print 'Invalid MIO pin polarity in',attr['PREFIX']+str(pin),'=',value
                        print 'Polarity can only be IN, OUT or BIDIR'
                        exit (ERROR_DEFS['INOUT'])
645
                    if ((pin==7) or (pin==8)) and (value!='OUT'):
646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671
                        print 'Invalid MIO pin polarity in',attr['PREFIX']+str(pin),'=',value
                        print 'Polarity for MIO pins 7 and 8 can only be OUT'
                        exit (ERROR_DEFS['INOUT'])
                    mio[pin]['INOUT']=value #Where is it used?
                    if value=='IN':
                        mio[pin]['TRISTATE']=True
            elif ('SPECIAL' in attr) and (attr['SPECIAL']=='GPIO_OUT') and (attr['PREFIX'] in attribs):
                for pin in attribs[attr['PREFIX']]:
                    value=attribs[attr['PREFIX']][pin]
    #                print pin, value
                    if (value!=0) and (value!='0'):
                        value=1
                    else:
                        value=0
    #                print 'value=',value
                    mio[pin]['DATA_OUT']=value #Where is it used?
    
    
    
    
    #Add to current register set    
    def setregs_mio(self,current_reg_sets,force=True):
        # initialize register_set
        self.slcr_register_set.set_initial_state(current_reg_sets, True)# start from the current registers state   
        for i,mio_pin in enumerate(self.mio):
            self.slcr_register_set.set_word('mio_pin_%02i'%i,mio_pin['VALUE'],force) # active low soft reset
672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689
# Add other than MIO_PIN registers
        used_ifaces=self.get_used_interfaces()
        sdio_ctrl_pins=[{},{}]
        for iface in used_ifaces:
            if iface['NAME'] == 'SDIO_CD':
                sdio_ctrl_pins[iface['CHANNEL']]['CD'] = iface['PIN']
            elif iface['NAME'] == 'SDIO_WP':
                sdio_ctrl_pins[iface['CHANNEL']]['WP'] = iface['PIN']
        for n, ch in enumerate(sdio_ctrl_pins):
            if ch:
                if 'CD' in ch:
                    self.slcr_register_set.set_bitfields('sd%i_wp_cd_sel'%n, ( #SDIO x CD and WP source select
                                                         ('sdio%i_ce_sel'%n,  ch['CD'])),force)
                if 'WP' in ch:
                    self.slcr_register_set.set_bitfields('sd%i_wp_cd_sel'%n, ( #SDIO x CD and WP source select
                                                         ('sdio%i_wp_sel'%n,  ch['WP'])),force)

            
690
        return self.slcr_register_set.get_register_sets(True,True)
691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726

    def setregs_gpio(self,current_reg_sets,force=True):
        mask_data_regs_mio=('mask_data_0_lsw','mask_data_0_msw','mask_data_1_lsw','mask_data_1_msw');
        self.slcr_register_set.set_initial_state(current_reg_sets, True)# start from the current registers state   
        # first find out which groups of 16 pins are outputs (if any)
        for i,mio_pin in enumerate(self.mio):
            if ('DATA_OUT' in mio_pin) or (('INOUT' in mio_pin) and (mio_pin['INOUT'] != 'IN')):
                break
        else:
            return current_reg_sets # no outputs to program
        # 1. Program SLCR (should be already done, now just no clean up after debug LED unknown state)
        for i,mio_pin in enumerate(self.mio):
            if ('DATA_OUT' in mio_pin) or (('INOUT' in mio_pin) and (mio_pin['INOUT'] != 'IN')):
                self.slcr_register_set.set_bitfields('mio_pin_%02i'%i,(('tri_enable',0),),force) # disable tristate
        reg_sets=self.slcr_register_set.get_register_sets(True,True)
        self.gpio_register_set.set_initial_state(reg_sets, True) #continuing with GPIO registers
        # 2. set DIRM for outputs
        for i,mio_pin in enumerate(self.mio):
            if ('DATA_OUT' in mio_pin) or (('INOUT' in mio_pin) and (mio_pin['INOUT'] == 'OUT')):
                    self.gpio_register_set.set_bitfields('dirm_%i'%(i/32),
                                                     (('dirm_%02i'%i,1),),force) # direction - output               
                
        self.gpio_register_set.flush()
        # 3. set data for outputs
        for i,mio_pin in enumerate(self.mio):
            if 'DATA_OUT' in mio_pin:
                self.gpio_register_set.set_bitfields(mask_data_regs_mio[i/16],
                                                     (('mask%02i'%i,0), # enable setting bit
                                                      ('data%02i'%i,mio_pin['DATA_OUT']!=0)),force) # data to set
        self.gpio_register_set.flush()
        # 4. Output enable        
        for i,mio_pin in enumerate(self.mio):
            if ('DATA_OUT' in mio_pin) or (('INOUT' in mio_pin) and (mio_pin['INOUT'] == 'OUT')):
                    self.gpio_register_set.set_bitfields('oen_%i'%(i/32),
                                                     (('oe_%02i'%i,1),),force) # enable output               
        return self.gpio_register_set.get_register_sets(True,True)
727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751
    
    # Just add to the HTML output
    def output_mio(self,f,MIO_HTML_MASK):
        # initialize register_set
        if not f:
            return    
        f.write('<H2>MIO pins map</H2>\n')
        f.write('<table border="1">\n')
        f.write('  <tr>\n')
        f.write('  <th>MIO<br/>pin</th>')
        if MIO_HTML_MASK & 1:
            f.write('<th>address</th>')
        if MIO_HTML_MASK & 2:
            f.write('<th>PULLUP</th>')
            f.write('<th>FAST</th>')
            f.write('<th>TRISTATE</th>')
            f.write('<th>IOSTD</th>')
        if MIO_HTML_MASK & 4:
            f.write('<th>interface</th>')
        f.write('  <th>value</th>')
        if MIO_HTML_MASK & 8:
            f.write('<th>data<br/>out</th>')
        for c in self.mio_interfaces:
            f.write('<th>'+c['NAME']+'<br/>'+c['PRINT_CHANNEL']+'&nbsp;</th>')
        f.write('  </tr>\n')
Oleg Dzhimiev's avatar
Oleg Dzhimiev committed
752
        row_class="even"
753
        for pinnum,mio_pin in enumerate(self.mio):
Oleg Dzhimiev's avatar
Oleg Dzhimiev committed
754 755 756
            if row_class=="odd": row_class="even" 
            else:                row_class="odd"
            f.write('<tr class="'+row_class+'"><td><b>'+str(pinnum)+'</b></td>')
757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826
            if MIO_HTML_MASK & 1:
                f.write('<td>'+hex(mio_pin['ADDR'])+'</td>')
            if MIO_HTML_MASK & 2:
                f.write('<td align="center">'+'-Y'[(mio_pin['VALUE'] >>12) & 1]+'</td>')
                f.write('<td align="center">'+'-Y'[(mio_pin['VALUE'] >> 8) & 1]+'</td>')
                f.write('<td align="center">'+'-Y'[(mio_pin['VALUE'] >> 0) & 1]+'</td>')
                iostd=('INVALID','LVCMOS18','LVCMOS25','LVCMOS33','HSTL','INVALID','INVALID',
                       'INVALID')[(mio_pin['VALUE']>>9)&7]
                disRsv=('','_DISRSV')[(mio_pin['VALUE']>>13)&1]       
                f.write('<td>'+iostd+disRsv+'</td>')
            if MIO_HTML_MASK & 4:
                if not mio_pin['USED_IN']:
                    f.write('<td align="center">-</td>')
                else:
                    used_in=mio_pin['USED_IN'][len(mio_pin['USED_IN'])-1]
                    multichannel=len(used_in['PRINT_CHANNEL'])>0
                    f.write('<td align="center">'+(used_in['NAME']+('',' '+str(used_in['CHANNEL']))[multichannel])+'</td>')
    #            f.write('<td>'+str(((mio_pin['VALUE'] & (1<< 8)))!=0)+'</td>')
    #            f.write('<td>'+str(((mio_pin['VALUE'] & (1<< 0)))!=0)+'</td>')
            f.write('<td>'+hex(mio_pin['VALUE'])+'</td>')
            if MIO_HTML_MASK & 8:
                if 'DATA_OUT' in mio_pin:
                    data_out= str(mio_pin['DATA_OUT'])
                else:    
                    data_out='-'
                f.write('<td>'+ data_out+'</td>')
            for iface in self.mio_interfaces:
                signals=iface['IFACE']
                for signal in signals:
                    if signals[signal]['PIN']==pinnum:
                        f.write('<td>'+signal+'</td>')
                        break
                else:      
                    f.write('<td>&nbsp;</td>')
            f.write('  </tr>\n')
        f.write('</table>\n')
     



    def process_mio(self,raw_configs,warn):
        options = self.parse_config_mio(raw_configs)
        if self.verbosity >= 3:
            print options
        if self.verbosity >= 1:
            for i, conf in enumerate(options):
                print i, conf, options[conf]
        mio_dflts = {'MIO_0_VOLT':0, 'MIO_1_VOLT':0, 'MIO_0_PULLUP':False, 'MIO_1_PULLUP':False};
        self.mio = [{'USED_IN':[], 'IOTYPE':'', 'PULLUP':False, 'FAST':False, 'TRISTATE':False, 'L0':0, 'L1':0, 'L2':0, 'L3':0, 'ADDR':(0xf8000700+k*4), 'HADDR':hex(0xf8000700+k*4)} for k in range(54)]
        self.mio_set_defaults(mio_dflts, self.mio, options)
        self.mio_interfaces=[]
        self.set_mio_interfaces(self.mio_interfaces, options)
        #populate_mio(mio, mio_interfaces, options,WARN)
        self.apply_mio_interfaces(self.mio, self.mio_interfaces,warn)
        self.set_mio_attribs(self.mio,options)
        self.parse_mio(self.mio)
        #set MIO pin options and initial value for GPIO output
        
        if self.verbosity >= 1:
            print '\n===== mio_interfaces === '
        #print mio_interfaces
            for i, iface in enumerate(self.mio_interfaces):
                print '-------------'
                print 'i=',i, " iface['NAME']=",iface['NAME'],' channel=',iface['CHANNEL'],' attribs:',iface['ATTRIBS']
                for pin in iface['IFACE']:
                    print pin,':',iface['IFACE'][pin]
        
            print '\n===== mio === '
            for i, mio_pin in enumerate(self.mio):
                print i, mio_pin
Andrey Filippov's avatar
Andrey Filippov committed
827 828 829 830 831 832 833 834 835
            print mio_dflts
              
    def get_used_interfaces(self):
#        return self.mio_interfaces # all data
#        for iface in self.mio_interfaces:
#            print iface
#        return {iface['NAME']:iface['CHANNEL'] for iface in self.mio_interfaces}
        return [{'NAME':iface['NAME'],'CHANNEL':iface['CHANNEL'],'PIN':iface['IFACE'].items()[0][1]['PIN']} for iface in self.mio_interfaces]

836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879

###### not used as they are prohibited by RBL
# def output_gpio_out(registers,f,MIO_HTML_MASK):
#     if f:
#         f.write ('<H2>GPIO Output mask/data registers</H2>\n')
#         f.write('<table border="1">\n')
#         f.write('  <tr><th>Register name</th><th>Address</th><th>Data</th></tr>\n')
# 
#     for i,word in enumerate (GPIO_MASKDATA):
#         en=0
#         d=0
#         for shft in range (16):
#             pinnum=16*i+shft
#             if not pinnum in range (len(mio)):
#                 break
#             if 'DATA_OUT' in mio[pinnum]:
#                 en |= (1<<shft)
#                 if mio[16*i+shft]['DATA_OUT']:
#                     d  |= (1<<shft)
#         mask= en ^ 0xffff
#         data=   (mask<<16) | d
#         registers.append({'ADDRESS':word['ADDRESS'],'DATA':data})
#         if f:
#             f.write('  <tr><td>'+word['NAME']+'</td><td>'+hex(word['ADDRESS'])+'</td><td>'+hex(data)+'</td></tr>\n')
#     if f:
#         f.write('  </table>\n')
# #Can not be used in register initialization of the RBL
# def output_slcr_lock(registers,f,lock,MIO_HTML_MASK):
#     if f:
#         f.write ('<H2>SLCR lock/unlock</H2>\n')
#         f.write('<table border="1">\n')
#         f.write('  <tr><th>Register name</th><th>Address</th><th>Data</th></tr>\n')
# 
# #    for i,word in enumerate (GPIO_MASKDATA):
#     word=SLCR_LOCK[lock!=0]
# #    print word
#     registers.append({'ADDRESS':word['ADDRESS'],'DATA':word['DATA']})
#     if f:
#         f.write('  <tr><td>'+word['NAME']+'</td><td>'+hex(word['ADDRESS'])+'</td><td>'+hex(word['DATA'])+'</td></tr>\n')
#     if f:
#         f.write('  </table>\n')